Deel is seeking an experienced SoC Physical Verification Engineer in the United Kingdom to lead full-chip and hierarchical signoff, including DRC, LVS, ERC, PERC, and DFM. You will work with PD, CAD, RTL, and EDA vendors to ensure tapeout-ready silicon and robust reliability across next-generation designs.
The role requires hands-on leadership, strong debugging, and scripting skills, with experience in advanced nodes and memory-centric SoCs.
#J-18808-Ljbffr
SoC Physical Verification Lead - Tapeout Signoff employer: Deel
Deel is an exceptional employer that champions a dynamic and inclusive work culture, offering remote engineers the opportunity to thrive in a globally distributed team of 7,000 professionals across 100 countries. With a strong focus on employee growth, competitive compensation, and unique benefits such as stock grants and flexible work arrangements, Deel empowers its workforce to make a meaningful impact while enjoying the freedom of remote work. Join us in transforming global talent connections and experience a workplace that values innovation and diversity.
