Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Lead verification of complex units, collaborating with design teams and enhancing testbenches.
- Company: Join a cutting-edge tech company focused on high-performance systems.
- Benefits: Opportunity to mentor junior engineers and work on innovative projects.
- Why this job: Be at the forefront of technology, driving quality outcomes and innovation.
- Qualifications: Extensive RTL verification experience, proficiency in SystemVerilog/UVM, and strong communication skills.
- Other info: Ideal for those passionate about hardware verification and team leadership.
The predicted salary is between 43200 - 72000 £ per year.
Job Description
We are seeking an experienced engineer to lead the verification of complex units within a project, overseeing all phases of the design and verification process.
Key responsibilities include:
- Collaborating closely with the RTL design team to develop and execute comprehensive verification strategies.
- Creating and reviewing detailed design verification documentation.
- Designing and implementing SystemVerilog/UVM-based verification IPs and testbenches.
- Enhancing existing testbenches to improve performance, quality, and efficiency.
- Testing and debugging Verilog RTL designs.
- Defining and implementing functional coverage, ensuring coverage closure through testbench enhancements.
- Planning and tracking verification tasks to meet project timelines and milestones.
- Driving execution to ensure high-quality design outcomes and timely delivery.
- Mentoring and coaching junior engineers.
Required Skills and Experience:
- Extensive experience in RTL verification for complex IP products.
- Proficiency in hardware verification, ideally SystemVerilog/UVM.
- Expertise in developing coverage-driven constrained random test environments.
- Strong skills in creating specifications and documentation for intricate designs.
- Excellent communication skills and ability to thrive in a collaborative team environment.
Additional Skills and Experience:
- Experience with low-power RTL design and verification.
- Proficiency in scripting such as Python or Perl.
- Strong software engineering background, including object-oriented programming, data structures, and algorithms.
- Knowledge of formal verification tools and techniques.
- Competency in C/C++ or Assembly programming, preferably for Arm architectures.
- Proficiency in hardware design, such as Verilog.
- Hands-on experience with microprocessor design, complex system interconnects, and peripherals.
- Understanding of computer architecture fundamentals.
- Familiarity with the entire design lifecycle, including concept, specification, implementation, testing, and documentation.
- Previous experience in team leadership, including task planning and management.
This role offers a chance to work on cutting-edge projects and play a pivotal role in the design and verification of high-performance systems.
If you have the required expertise and are eager to mentor others while driving innovation, apply today or send your CV to .
#J-18808-Ljbffr
Senior Verification Engineer (Systems) employer: ZipRecruiter
Contact Detail:
ZipRecruiter Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Senior Verification Engineer (Systems)
✨Tip Number 1
Make sure to showcase your extensive experience in RTL verification during the interview. Be prepared to discuss specific projects where you led verification efforts and how you collaborated with design teams.
✨Tip Number 2
Highlight your proficiency in SystemVerilog/UVM by discussing any complex testbenches or verification IPs you've designed. Bring examples of how you've enhanced existing testbenches to improve performance and quality.
✨Tip Number 3
Demonstrate your ability to mentor junior engineers by sharing experiences where you guided team members through verification processes. This will show your leadership skills and commitment to team development.
✨Tip Number 4
Prepare to discuss your knowledge of low-power RTL design and verification, as well as any scripting skills you have in Python or Perl. This can set you apart from other candidates and show your versatility.
We think you need these skills to ace Senior Verification Engineer (Systems)
Some tips for your application 🫡
Understand the Role: Make sure to thoroughly read the job description for the Senior Verification Engineer position. Understand the key responsibilities and required skills, as this will help you tailor your application to highlight relevant experiences.
Highlight Relevant Experience: In your CV and cover letter, emphasize your extensive experience in RTL verification and any specific projects where you have used SystemVerilog/UVM. Mention your proficiency in developing coverage-driven constrained random test environments and any leadership roles you've held.
Showcase Communication Skills: Since excellent communication skills are essential for this role, provide examples in your application that demonstrate your ability to collaborate effectively with teams. This could include mentoring junior engineers or working closely with design teams.
Tailor Your Documentation: Ensure that your CV and cover letter are tailored to the job. Use keywords from the job description, such as 'verification strategies', 'testbenches', and 'functional coverage', to make your application stand out to hiring managers.
How to prepare for a job interview at ZipRecruiter
✨Showcase Your Technical Expertise
Be prepared to discuss your extensive experience in RTL verification and your proficiency in SystemVerilog/UVM. Highlight specific projects where you developed coverage-driven constrained random test environments, as this will demonstrate your hands-on skills.
✨Emphasize Collaboration Skills
Since the role involves close collaboration with the RTL design team, share examples of how you've successfully worked in a team environment. Discuss any experiences where you mentored junior engineers or contributed to a collaborative project.
✨Prepare for Problem-Solving Questions
Expect questions that assess your debugging skills and ability to enhance testbenches. Be ready to explain your approach to testing and debugging Verilog RTL designs, and provide examples of how you've improved performance and quality in past projects.
✨Demonstrate Project Management Abilities
Discuss your experience in planning and tracking verification tasks. Share how you have managed timelines and milestones in previous roles, ensuring high-quality outcomes and timely delivery of projects.
