Synopsys, Inc. is seeking an enthusiastic ASIC Digital Design Engineer with a passion for cutting-edge technology to translate high-level requirements into robust digital designs.
You will verify complex Interface IP, develop testbenches, and drive coverage closure in collaboration with cross-functional teams. The role emphasizes strong SystemVerilog/UVM expertise, mentoring junior engineers, and contributing to design and verification reviews to ensure high-quality IP products for multiple
#J-18808-Ljbffr
Senior ASIC Verification & Design Lead employer: Synopsys Inc
At Synopsys, Inc., we pride ourselves on being an exceptional employer that fosters a dynamic and inclusive work culture. Our commitment to employee growth is evident through tailored development programs and opportunities for collaboration across diverse teams in a fast-paced environment. Located in a vibrant region, we offer a unique blend of strategic influence and hands-on execution, making it an ideal place for those looking to make a meaningful impact while advancing their careers.
