Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Design and optimise verification environments for high-performance ASIC designs.
- Company: Join Synopsys, a leader in chip design and innovation.
- Benefits: Comprehensive health, wellness, and financial benefits tailored for you.
- Why this job: Make an impact on cutting-edge technologies and mentor future engineers.
- Qualifications: Extensive ASIC verification experience and proficiency in System Verilog.
- Other info: Collaborative team environment with opportunities for continuous learning.
The predicted salary is between 48000 - 72000 £ per year.
We Are At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are
- An experienced and highly skilled ASIC Digital Verification Engineer with a passion for ensuring the highest quality in digital design.
- You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques.
- Your expertise allows you to work independently, taking on complex challenges and delivering innovative solutions.
- You are detail-oriented, with a strong analytical mindset, and can communicate effectively with various stakeholders.
- Your ability to mentor and lead junior engineers is a testament to your extensive experience in the field.
- You thrive in a collaborative environment and are committed to continuous learning and improvement.
What You’ll Be Doing
- Designing, implementing and optimizing verification environments to ensure the correctness of Interface IP protocols.
- Creating, executing and tracking against detailed test plans to verify complex ASIC designs.
- Developing and maintaining verification IP and testbenches using System Verilog and UVM.
- Collaborating with design and architecture teams identifying fix bugs.
- Performing functional coverage analysis and driving coverage closure.
- Mentoring and guiding junior verification engineers in best practices and methodologies.
The Impact You Will Have
- Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.
- Enhancing the robustness and efficiency of our verification processes and methodologies.
- Contributing to the successful launch of Interface IP products, impacting various industries.
- Driving innovation and excellence within the verification team.
- Improving the overall performance and functionality of Synopsys' IP offerings.
- Fostering a culture of continuous improvement and technical excellence.
What You’ll Need
- Extensive experience in ASIC digital verification, specifically with Interface IP protocols, such as PCIe, CXL, DDR, Ethernet, AMBA (CHI, AXI, AHB, APB).
- Proficiency in System Verilog, SVA and UVM methodologies.
- Strong understanding of digital design and verification concepts.
- Familiarity with wider digital ASIC and IP development flow, including RTL design through synthesis.
- Experience with simulation tools such as VCS, Model Sim, or similar.
- Strong analytical and problem-solving skills, with the ability to tackle complex and unique design challenges.
- Excellent communication skills, with the ability to effectively collaborate with cross-functional teams and stakeholders.
Who You Are
- Detail-oriented with a strong analytical mindset.
- Excellent communicator, able to convey complex technical concepts clearly.
- Collaborative team player who thrives in a dynamic environment.
- Proactive and self-motivated, with a commitment to continuous learning.
- Mentor and leader, capable of guiding and developing junior engineers.
The Team You’ll Be A Part Of
You will be part of a highly skilled and motivated verification team focused on delivering cutting-edge Interface IP solutions. The team is dedicated to maintaining the highest standards of quality and performance, working collaboratively to tackle complex verification challenges. You will have the opportunity to work alongside industry experts and contribute to the development of next-generation technologies.
Rewards and Benefits
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
ASIC Verification, Principal Engineer in Reading employer: Synopsys, Inc.
Contact Detail:
Synopsys, Inc. Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land ASIC Verification, Principal Engineer in Reading
✨Tip Number 1
Network like a pro! Reach out to your connections in the industry, attend meetups, and engage on platforms like LinkedIn. We all know that sometimes it’s not just what you know, but who you know that can land you that dream job.
✨Tip Number 2
Prepare for those interviews by practising common questions and scenarios related to ASIC verification. We recommend doing mock interviews with friends or using online resources to get comfortable with articulating your expertise and experiences.
✨Tip Number 3
Showcase your skills through personal projects or contributions to open-source initiatives. This not only demonstrates your passion but also gives us concrete examples to discuss during interviews, making you stand out from the crowd.
✨Tip Number 4
Don’t forget to apply through our website! It’s the best way to ensure your application gets seen by the right people. Plus, we love seeing candidates who are proactive about their job search!
We think you need these skills to ace ASIC Verification, Principal Engineer in Reading
Some tips for your application 🫡
Tailor Your CV: Make sure your CV reflects the skills and experiences that match the job description. Highlight your expertise in ASIC digital verification and any relevant projects you've worked on. We want to see how you can bring value to our team!
Craft a Compelling Cover Letter: Your cover letter is your chance to shine! Use it to explain why you're passionate about ASIC verification and how your background aligns with our mission at Synopsys. Keep it engaging and personal, so we get a sense of who you are.
Showcase Your Technical Skills: Don’t forget to mention your proficiency in System Verilog, UVM, and any other tools you’ve used. We love seeing candidates who can demonstrate their technical prowess, so be specific about your experiences and achievements in these areas.
Apply Through Our Website: We encourage you to apply directly through our website for a smoother application process. It helps us keep track of your application and ensures you don’t miss out on any important updates from us!
How to prepare for a job interview at Synopsys, Inc.
✨Know Your Verification Methodologies
Make sure you brush up on your knowledge of verification methodologies like UVM and System Verilog. Be ready to discuss how you've applied these in past projects, as this will show your depth of understanding and practical experience.
✨Showcase Your Problem-Solving Skills
Prepare to share specific examples of complex challenges you've faced in ASIC verification. Highlight your analytical mindset and how you approached these problems, as this will demonstrate your capability to tackle unique design challenges.
✨Communicate Clearly and Effectively
Since communication is key in collaborative environments, practice explaining technical concepts in a clear and concise manner. This will help you connect with interviewers and show that you can effectively collaborate with cross-functional teams.
✨Emphasise Mentorship Experience
If you've mentored junior engineers, be sure to highlight this during the interview. Discuss your approach to guiding others and how it contributes to a culture of continuous improvement, which aligns with the values of the team you'll be joining.