Job Description
Role – DV Engineer Location: EU / Remote
Mandatory Skill:
- IP/ SOC verification
- Verilog, System Verilog, UVM
- Code Coverage, functional coverage
Industry Experience : 5 to 10 years
- SOC Verfication Experience on ARM Ecosystem
- PCIE Experience and also PCIE-VIP usage experience
- GLS working experience
- Proficient in C/System Verilog and UVM
- Working knowledge of GIT
Soft skill – Good Communication and willingness to learn
JBRP1_UKTJ
DV Engineer employer: Stackstudio Digital Ltd.
As a DV Engineer at our company, you will be part of a dynamic and innovative team that values collaboration and continuous learning. We offer a flexible remote working environment within the EU, competitive benefits, and ample opportunities for professional growth in the rapidly evolving field of SOC verification. Join us to contribute to cutting-edge projects while enjoying a supportive culture that prioritises employee development and well-being.
Contact Detail:
Stackstudio Digital Ltd. Recruiting Team