System-on-Chip Design Engineer

Required Skills & Knowledge:

• Micro-architecture design
• RTL coding in System Verilog for aviation project
• Synthesis using Design Compiler/ Fusion compiler 5 years
• SDC development
• LEC failure debugs
• RTL / gate level debug experience using tools such as Verdi