Senior Verification Engineer

Siemens EDA is a global technology leader in electronic design automation software. Our software tools enable companies around the world to develop new and highly innovative electronic products faster and more cost‑effectively. Our customers use our tools to push the boundaries of technology and physics in order to deliver better products in the increasingly complex world of chip, board and system design.

Tessent Embedded Analytics, part of Siemens EDA, is a pioneering developer of analytics and monitoring technology at the heart of the systems‑on‑chip (SoCs) that power today’s electronic products. Our embedded analytics technology allows product designers to add sophisticated cybersecurity, functional safety and performance tuning features; and it helps resolve critical issues such as increasing system complexity and ever‑decreasing time‑to‑market.

What we’re looking for:

• Expertise in silicon IP and digital design using RTL languages.
• Experience of verifying silicon IP.
• A highly capable and dedicated Digital Design or Verification Engineer.

If you can see yourself learning, growing, and succeeding in this exciting position and would relish the opportunity to help shape the development of Tessent EA’s ground‑breaking silicon IP then we would love to meet you!

What you’ll be doing:

• Verifying our IP from devising a verification plan through to coverage closure.
• Collaborating with design and architecture teams to understand design specifications and develop verification strategies.
• Accessing advanced tools and opportunities to influence the features of Mentor verification tools.
• Developing and executing detailed verification plans for ASIC designs, ensuring comprehensive coverage of all design features and functionalities.
• Creating and maintaining reusable, scalable, and robust testbenches using industry‑standard verification languages and methodologies (e.g., SystemVerilog, UVM).
• Identifying, analyzing, and debugging design issues, working closely with design engineers to resolve them in a timely manner.
• Utilizing and enhancing automated verification tools and scripts to improve efficiency and coverage.
• Mentoring and providing technical guidance to junior verification engineers, fostering a culture of continuous learning and improvement.
• Staying up‑to‑date with industry trends and advancements in verification methodologies and tools, integrating best practices into the verification process.

What you’ll bring:

• Solid understanding of UVM and constraint random environments.
• Verification Planning and Management methods skills.
• Excellent SystemVerilog and Verilog experience including experience of formulating and writing SystemVerilog coverage statements.
• Experience of creating testbenches for and testing of silicon IP.
• Experience using EDA simulation tools including Questa, VCS or Xcelium.
• Familiarity in using Metric Driven Verification methodology.
• The ability to work as part of a team and under pressure is essential.
• Familiarity with other verification techniques such as formal and unit level testing.

Nice if you have:

• Familiarity with SVA assertions or similar.
• Familiarity with IC design and implementation.
• Experience in Formal Verification Techniques and Tools.

Working at Siemens Software means flexibility - Choosing between working at home and the office at other times is the norm here. We offer great benefits and rewards, as you’d expect from a world leader in industrial software.

We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, colour, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status.