At a Glance
- Tasks: Join our team to develop cutting-edge quantum error correction systems and support exciting experiments.
- Company: Riverlane, a leader in quantum technology with a mission to unlock human progress.
- Benefits: Competitive salary, equity options, private medical insurance, and generous leave policies.
- Other info: Diverse and inclusive work environment with excellent growth and learning opportunities.
- Why this job: Be part of groundbreaking projects that shape the future of quantum computing.
- Qualifications: Experience with FPGA platforms and strong skills in SystemVerilog or VHDL required.
The predicted salary is between 68000 - 82000 £ per year.
Cambridge, UK | Full-time | Permanent | Hybrid
Salary: £68,000 to £82,000, DOE. Salary range for this role is broad, as we are able to consider varying levels of experience. Any offer made will carefully take into account level of experience (including relevant industry experience), transferable relevant skills and previous relevant achievements. We will also consider part‑time applications for this role. Please indicate your preferred working schedule in your cover letter.
About us
Riverlane’s mission is to master quantum error correction (QEC) and unlock a new age of human progress. From advances in material and climate science to complex chemistry simulation for new drug design, quantum computers will help humanity solve some of its most important challenges. But without QEC, the industry’s defining technical challenge, such breakthroughs can never be achieved. Riverlane is the world leader in QEC technology. QEC is a complex problem that requires a range of skills, talent and passion. Having raised more than $125M in funding to date to accelerate our cutting‑edge R&D in quantum error correction (QEC), Riverlane partners with many of the world’s leading quantum hardware providers and government agencies to make fault‑tolerant quantum computing a reality. We’re making remarkable progress and growing fast.
About the role
Systems Engineering bridges the gap between Riverlane and its customers. They act as the primary technical interface for our customers’ engineers to guide them through product integration and help with troubleshooting complex quantum systems. They are key to securing design wins and driving product development. As an FPGA Engineer, you will configure our Deltaflow Hardware to connect Quantum Computers to provide low‑latency, high throughput systems that perform complex operations in a predictable and guaranteed way. You will use your knowledge and expertise to adapt the hardware to an ever‑changing quantum control system to support scientists that are running quantum experiments. This is a fantastic opportunity to join Riverlane’s team, that is developing the world’s most advanced quantum error correcting algorithms. The Riverlane team is a mix of mathematicians, physicists and engineers, working together on a range of exciting and cutting‑edge projects.
What you will do:
- Technical pre‑Sales: Host Technical Workshops on Riverlane’s QEC Interface. Evaluate Customers Control System and Data Communication requirements.
- Integration On‑Site: End‑to‑End System Deployment: Writing RTL to adapt to customers control systems and ensure data packets are received correctly. Work with Riverlane’s Quantum Application Team to design experiments to test the system. Benchmark and discover hardware latency limitations.
- Troubleshooting and Debugging: Managing Customer Issues: Report issues and help replicate the setup with the QA team in Riverlane. Writing script to debug and trace faults. Update verification environment and the test vectors based on data gathered from the experiments that were conducted.
- Customer Advocacy: Voice of the Customer to Riverlane Product Team: Highlight the success, issues and trends on customer’s Quantum Systems. Feedback key features that will be needed to win current and next generation products.
What we need:
- Experience with state‑of‑the‑art FPGA platforms (e.g. AMD/Xilinx MPSoCs/RFSoCs, Altera Stratix 7 or Stratix 10).
- Experience in writing SystemVerilog or VHDL.
- Proven professional experience in at least one of the following areas:
- Implementation of modern classical decoders on FPGA e.g. LDPC, turbo‑codes;
- Implementation of Ethernet and High‑Speed Protocols;
- Implementation of customs protocols and standards.
- Proven capability to test, debug and improve UVM Verification Environment.
- Good knowledge of Python and C++.
- Ability to convert product requirements into technical specifications to document and share your work.
- A curious nature and a passion for learning and continuous improvement.
- Excellent communication skills, with the ability to work both independently and collaboratively as part of a team.
Even better if you have:
- Experience of working on scientific instrumentation.
- PhD in a relevant subject.
- Good knowledge of quantum mechanics.
What can you expect from us:
- A comprehensive benefits package that includes an annual bonus plan, private medical insurance, life insurance, and a contributory pension scheme.
- Equity, so that our team can share in the long‑term success of Riverlane.
- 28 days annual leave, plus bank holidays and enhanced family leave.
- A diverse work environment that brings together experts in many fields (including software and hardware development, quantum information theory, physics and maths) and over 20 different nationalities.
- A learning environment that encourages individual, team and company growth and development, including a regular programme of learning events and training and conference budgets.
Everyone is welcome at Riverlane. We are an equal opportunities employer and encourage applications from eligible and suitably qualified candidates regardless of age, disability, ethnicity, gender, gender reassignment, religion or belief, sexual orientation, marital or civil partnership status, or pregnancy and maternity/paternity. Women and other underrepresented groups may be less likely to apply for a role unless they meet all or nearly all of the requirements. If this applies to you, we still encourage you to apply - you may be a great fit, even if you don’t meet every single qualification. We’d love to hear from you. If you need any adjustments made to the application or selection process so you can do your best, please let us know. We will be happy to help.
Senior FPGA Engineer - Systems Team in Cambridge employer: Riverlane
Riverlane is an exceptional employer, offering a dynamic and inclusive work culture that fosters innovation and collaboration among experts in quantum computing. With a comprehensive benefits package, including equity options and a strong focus on employee growth through training and development opportunities, Riverlane empowers its team to contribute to groundbreaking advancements in quantum error correction while enjoying a healthy work-life balance in the vibrant city of Cambridge.