Hardware Design Engineer - Analog & Digital Systems (On-site)

Hardware Design Engineer - Analog & Digital Systems (On-site)

Full-Time 40500 - 49500 Β£ / year (est.) No working from home possible
R

At a Glance

  • Tasks: Design analogue and digital hardware, develop schematics, and create PCB layouts.
  • Company: Join a leading electronics manufacturer in Clacton-on-Sea.
  • Benefits: Competitive salary and opportunities for professional growth.
  • Other info: Exciting on-site role with a dynamic team environment.
  • Why this job: Be part of innovative projects and collaborate with talented engineers.
  • Qualifications: Experience in hardware design and proficiency with Altium Designer.

The predicted salary is between 40500 - 49500 Β£ per year.

Redline Group Ltd in the United Kingdom is seeking a Hardware Design Engineer to join a leading electronics manufacturer in Clacton-on-Sea.

You will design analogue and digital hardware, develop schematics and PCB layouts, and work with product management to meet specifications.

You will use Altium Designer, select components, and create test plans while collaborating with software and mechanical engineers.

#J-18808-Ljbffr

Hardware Design Engineer - Analog & Digital Systems (On-site) employer: Redline Group Ltd

Redline Group Ltd is an excellent employer, offering a vibrant work culture that fosters innovation and collaboration within the R&D engineering team. Located in the picturesque Gwent, South Wales, employees benefit from a supportive environment that prioritises professional growth and development, alongside competitive remuneration and comprehensive benefits. Joining Redline means being part of a forward-thinking company dedicated to ensuring compliance in cutting-edge fire and security technology.

R

Contact Details:

Redline Group Ltd Recruitment Team

We think you need these skills to ace Hardware Design Engineer - Analog & Digital Systems (On-site)

Hardware Design
Analogue and Digital Systems
Schematic Development
PCB Layouts
Altium Designer
Component Selection
Test Plan Creation