Qualityai in London, England is seeking a Senior CPU Design Verification Engineer to join the R&D team responsible for verification of digital designs. You will build constrained‑random verification environments, verify RTL using SystemVerilog and UVM, and collaborate with design and verification engineers to drive verification closure.
The role covers verification planning, developing coverage metrics, debugging tests, and driving the full life cycle toward tape-out, contributing to ASIC/FPGA
#J-18808-Ljbffr
Senior CPU Verification Architect for Next-Gen Silicon employer: QualityAI
Join a forward-thinking company in Bristol that values innovation and collaboration, offering a hybrid work model that promotes work-life balance. As a Senior RAN Test Engineer, you'll be part of a dynamic team dedicated to pushing the boundaries of LTE and 5G technology, with ample opportunities for professional growth and development in a supportive environment. Enjoy competitive benefits and the chance to work on cutting-edge projects that make a real impact in the telecommunications industry.