Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Join us to develop and maintain cutting-edge verification infrastructure for innovative IC applications.
- Company: Be part of a rapidly expanding company leading the RISC-V revolution in tech.
- Benefits: Enjoy a flat structure, diverse workload, and excellent benefits including remote work options.
- Why this job: This role offers impactful projects in machine learning, aerospace, and automotive sectors.
- Qualifications: Strong skills in SystemVerilog and UVM are essential; experience with RISC-V is a plus.
- Other info: Collaborate with design teams and external partners to drive project success.
The predicted salary is between 48000 - 72000 £ per year.
Join an innovative, rapidly expanding company at the forefront of the RISC-V revolution developing IC that has high-impact applications across machine learning, aerospace and automotive. Flat structure with a highly diverse workload and excellent benefits.
Senior Verification Engineer Responsibilities:
- Develop and maintain verification infrastructure in collaboration with design teams and external partners.
- Define and implement detailed verification strategies and architectures to ensure product quality and performance.
- Manage functional and code coverage metrics to track and report progress.
- Troubleshoot, debug and resolve issues while maintaining quality tracking dashboards and automated regression tests.
Requirements:
- Strong proficiency in SystemVerilog and UVM, with substantial experience in industry-standard verification methodologies.
- A solid understanding of mixed hardware/software verification approaches.
- Experience with RISC-V architectures is preferred.
- Proven ability to work effectively with design teams and external partners to achieve project goals.
Verification Engineer employer: Platform Recruitment
Contact Detail:
Platform Recruitment Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Verification Engineer
✨Tip Number 1
Familiarise yourself with the latest developments in RISC-V architectures. This will not only help you understand the company's focus but also allow you to engage in meaningful conversations during interviews.
✨Tip Number 2
Network with professionals in the verification engineering field, especially those who have experience with SystemVerilog and UVM. Attend relevant meetups or online forums to build connections that could lead to referrals.
✨Tip Number 3
Prepare to discuss your previous projects in detail, particularly those involving mixed hardware/software verification approaches. Be ready to explain your role and the impact of your contributions on project outcomes.
✨Tip Number 4
Showcase your problem-solving skills by preparing examples of how you've troubleshot and resolved issues in past roles. Highlight your ability to maintain quality tracking dashboards and automated regression tests.
We think you need these skills to ace Verification Engineer
Some tips for your application 🫡
Tailor Your CV: Make sure your CV highlights your experience with SystemVerilog, UVM, and any relevant verification methodologies. Emphasise your work with mixed hardware/software verification approaches and RISC-V architectures if applicable.
Craft a Compelling Cover Letter: In your cover letter, express your enthusiasm for the role and the company. Discuss how your skills align with the responsibilities of developing verification infrastructure and collaborating with design teams.
Showcase Relevant Projects: Include specific examples of past projects where you developed verification strategies or managed functional and code coverage metrics. This will demonstrate your hands-on experience and problem-solving abilities.
Proofread Your Application: Before submitting, carefully proofread your application materials. Check for any spelling or grammatical errors, and ensure that all information is clear and concise to make a strong impression.
How to prepare for a job interview at Platform Recruitment
✨Showcase Your Technical Skills
Be prepared to discuss your proficiency in SystemVerilog and UVM. Bring examples of past projects where you successfully implemented verification strategies, as this will demonstrate your hands-on experience and understanding of industry-standard methodologies.
✨Understand RISC-V Architectures
If you have experience with RISC-V architectures, make sure to highlight it during the interview. If not, take some time to research and understand the basics, as this knowledge could set you apart from other candidates.
✨Collaboration is Key
Since the role involves working closely with design teams and external partners, be ready to discuss your teamwork experiences. Share specific examples of how you've effectively collaborated to achieve project goals, as this will show your ability to fit into their flat structure.
✨Prepare for Problem-Solving Questions
Expect to face questions that assess your troubleshooting and debugging skills. Think of scenarios where you resolved complex issues and be ready to explain your thought process and the tools you used, as this will highlight your analytical abilities.
