Senior DDR Validation & FPGA Engineer – Space Systems in Farnborough

Senior DDR Validation & FPGA Engineer – Space Systems in Farnborough

Farnborough Full-Time 60000 - 80000 Β£ / year (est.) No working from home possible
M

At a Glance

  • Tasks: Drive DDR validation and FPGA development for high-speed modem platforms.
  • Company: MDA Space, a leader in innovative space systems.
  • Benefits: Competitive salary, flexible working hours, and opportunities for professional growth.
  • Other info: Collaborative environment with a focus on innovation and excellence.
  • Why this job: Join a cutting-edge team and contribute to exciting space technology projects.
  • Qualifications: Strong background in high-speed digital systems and experience in validation.

The predicted salary is between 60000 - 80000 Β£ per year.

MDA Space in Farnborough is seeking an experienced engineer to drive DDR validation, FPGA development and system bring-up for high-speed modem platforms.

You will collaborate with RTL, memory controller, PHY and software teams, perform margin/eye analyses, develop automated validation scripts, and ensure production readiness through rigorous stress testing.

A strong background in high-speed digital systems is essential.

#J-18808-Ljbffr

Senior DDR Validation & FPGA Engineer – Space Systems in Farnborough employer: MDA

MDA Space is an exceptional employer, offering a dynamic work environment at our Harwell office, where innovation meets collaboration. We prioritise employee growth through continuous training and development opportunities, while our commitment to quality and excellence ensures that you will be part of a team that values your contributions. Join us to work on cutting-edge technology in the aerospace sector, where your expertise will directly impact the future of space exploration.

M

Contact Details:

MDA Recruitment Team

We think you need these skills to ace Senior DDR Validation & FPGA Engineer – Space Systems in Farnborough

DDR Validation
FPGA Development
System Bring-Up
High-Speed Digital Systems
RTL Collaboration
Memory Controller Knowledge
PHY Understanding