You will use VHDL/SystemVerilog and MATLAB/Simulink HDL Coder, with support from tools like Vivado, Quartus and ModelSim. A UK national SC-level security clearance is required due to project sensitivity.
#J-18808-Ljbffr
Senior FPGA Engineer: RF/Real-Time DSP Lead employer: Mass Limited
MASS Limited is an exceptional employer that prioritises the well-being and professional growth of its employees. With a strong focus on national defence programmes, the company fosters a collaborative work culture in St Neots, offering unique opportunities for career advancement through hands-on projects and continuous learning. Employees benefit from a supportive environment that values innovation and safety, making it a rewarding place to build a meaningful career.
