At a Glance
- Tasks: Join a team developing cutting-edge AI silicon and implement Design-for-Test solutions.
- Company: Exciting, well-funded semiconductor company focused on next-gen AI hardware.
- Benefits: Collaborative culture, exposure to full ASIC lifecycle, and career development opportunities.
- Other info: Work alongside experienced engineers and tackle meaningful technical challenges.
- Why this job: Make a real-world impact while working on innovative AI technology.
- Qualifications: Degree in Electronic Engineering or related field; experience in DFT or ASIC development.
The predicted salary is between 63000 - 77000 £ per year.
Help Build the Next Generation of AI Silicon. I'm currently working with an exciting, well-funded semiconductor company developing next-generation AI hardware designed to overcome one of the biggest challenges facing modern computing. As AI workloads continue to increase in complexity, the demand for faster, more efficient silicon has never been greater. This team is developing a cutting-edge AI accelerator architecture that will help redefine the future of high-performance computing.
They're now looking for a DFT Engineer to join the team implementing Design-for-Test for a large, multi-core AI accelerator ASIC. You'll play a key role in delivering a scalable, production-ready DFT solution, working across scan implementation, ATPG, memory test and silicon bring-up. This is an excellent opportunity to develop your expertise while working alongside experienced engineers across architecture, RTL, physical design and product engineering.
Responsibilities
- Contribute to the DFT architecture of a complex multi-core AI accelerator SoC
- Integrate DFT methodologies and tools into the overall ASIC design flow
- Implement scan insertion, scan compression and associated test logic
- Generate, analyse and debug ATPG patterns for structural fault coverage
- Support MBIST implementation for large embedded memory arrays
- Work closely with Physical Design teams to ensure robust scan chain implementation and timing closure
- Develop scripting and automation to improve DFT efficiency and workflows
- Support silicon bring-up, manufacturing test and post-silicon debug
- Collaborate with Product and Test Engineering teams to support ATE bring-up, production test and yield improvement
What they're looking for
- Degree in Electronic Engineering, Computer Engineering or a related discipline
- Experience in DFT, digital IC design or ASIC development
- Good understanding of: Scan architecture, ATPG, MBIST, Digital test methodologies
- Familiarity with industry-standard EDA tools
- Scripting experience using Python, Tcl or similar languages
You'll enjoy solving technical challenges, working collaboratively across engineering disciplines and developing your expertise on complex, leading-edge silicon. You're naturally detail-oriented, enjoy working on large-scale ASICs and are keen to grow your knowledge of Design-for-Test within a high-performing engineering team.
Why Join?
- Work on genuinely innovative AI silicon with real-world impact
- Be part of a highly collaborative engineering culture
- Gain exposure across the full ASIC development lifecycle, from architecture through to silicon bring-up
- Work alongside experienced experts across hardware, software and systems engineering
- Take ownership of meaningful technical challenges while continuing to develop your career
DFT Engineer employer: Intellectual Capital Resources
Join a dynamic and innovative audio AI product company that prioritises employee growth and collaboration in a fully remote environment. With a strong focus on cutting-edge technology and a culture of mentorship, you'll have the opportunity to work alongside talented professionals while contributing to impactful projects that enhance sound experiences globally. Enjoy the flexibility of remote work, competitive benefits, and a commitment to fostering a supportive and inclusive workplace.
Contact Details:
Intellectual Capital Resources Recruitment Team
