Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Develop and debug SystemVerilog-UVM test benches while ensuring quality and coverage goals.
- Company: Join Infineon Technologies, a leader in innovative R&D.
- Benefits: Competitive salary, diverse work environment, and opportunities for professional growth.
- Why this job: Make an impact in cutting-edge technology and enhance your engineering skills.
- Qualifications: Bachelor's degree in Engineering and 1-2 years of verification experience required.
- Other info: Collaborative team culture with a focus on diversity and inclusion.
The predicted salary is between 36000 - 60000 £ per year.
Infineon Technologies invites applications for the role of Senior Verification Engineer on our R&D team.
Key Responsibilities
- Contribute to the development of SystemVerilog‑UVM test benches.
- Assist in debugging failing test cases and identifying root causes.
- Help define functional coverage models and ensure coverage goals are met.
- Collaborate in team reviews, design discussions, and process improvements.
- Support test bench quality and sign‑off targets, including coverage metrics and functional safety requirements.
Qualifications & Skills
- A bachelor’s degree in Electrical/Electronic Engineering or a related field.
- 1‑2 years of verification engineering experience, including hands‑on SystemVerilog‑UVM exposure.
- Strong understanding of verification concepts and SystemVerilog fundamentals.
- Enthusiastic about learning industry‑standard methodologies such as UVM.
- Knowledge of debugging workflows and willingness to learn debugging tools.
- Strong problem‑solving and collaborative skills with effective time management.
- Fluency in English (mandatory).
Application & Contact
Send your CV in English to Rita Costa on LinkedIn. Infineon values diversity and inclusion. All applicants receive equal opportunity based on experience and skills.
Senior Verification Engineer (f/m/div) in Bristol employer: Infineon Technologies
Contact Detail:
Infineon Technologies Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Senior Verification Engineer (f/m/div) in Bristol
✨Tip Number 1
Network like a pro! Reach out to current or former employees at Infineon on LinkedIn. A friendly chat can give us insider info and maybe even a referral, which can really boost our chances.
✨Tip Number 2
Prepare for the interview by brushing up on SystemVerilog and UVM concepts. We should be ready to discuss our hands-on experience and how we’ve tackled debugging in the past. Practice makes perfect!
✨Tip Number 3
Showcase our problem-solving skills during the interview. Think of specific examples where we identified root causes and improved processes. This will demonstrate our collaborative spirit and technical prowess.
✨Tip Number 4
Don’t forget to apply through our website! It’s the best way to ensure our application gets seen. Plus, it shows we’re genuinely interested in joining the team at Infineon.
We think you need these skills to ace Senior Verification Engineer (f/m/div) in Bristol
Some tips for your application 🫡
Tailor Your CV: Make sure your CV highlights your experience with SystemVerilog and UVM. We want to see how your skills match the role, so don’t be shy about showcasing relevant projects or achievements!
Craft a Compelling Cover Letter: Your cover letter is your chance to shine! Use it to explain why you’re excited about the Senior Verification Engineer role and how your background makes you a great fit for our team at Infineon.
Showcase Your Problem-Solving Skills: In your application, mention specific examples where you’ve tackled complex verification challenges. We love seeing how you approach problems and what solutions you’ve implemented!
Apply Through Our Website: We encourage you to apply directly through our website. It’s the best way to ensure your application gets into the right hands and shows us you’re serious about joining our team!
How to prepare for a job interview at Infineon Technologies
✨Know Your Stuff
Make sure you brush up on your SystemVerilog and UVM knowledge. Be ready to discuss specific projects where you've used these tools, as well as any challenges you faced and how you overcame them.
✨Show Your Problem-Solving Skills
Prepare to share examples of how you've debugged failing test cases in the past. Highlight your thought process and the steps you took to identify root causes, as this will demonstrate your analytical abilities.
✨Collaborate Like a Pro
Since teamwork is key in this role, think of instances where you've successfully collaborated with others. Be ready to discuss how you contributed to team reviews or design discussions, and how you handle differing opinions.
✨Ask Smart Questions
At the end of the interview, don’t forget to ask insightful questions about the team’s processes or the company’s approach to functional safety. This shows your genuine interest in the role and helps you assess if it’s the right fit for you.
