Senior SerDes Validation Engineer

Senior SerDes Validation Engineer

Full-Time 63000 - 77000 Β£ / year (est.) No working from home possible
IC Resources

At a Glance

  • Tasks: Validate high-speed SerDes PHYs and MDA silicon products in a hands-on lab.
  • Company: Leading tech company in Hampshire, focused on advanced space-technology hardware.
  • Benefits: Competitive salary, innovative projects, and opportunities for professional growth.
  • Other info: Dynamic lab environment with opportunities to work on leading-edge technology.
  • Why this job: Make an impact on cutting-edge technology and influence test methodologies.
  • Qualifications: Experience in validation engineering and Python automation skills.

The predicted salary is between 63000 - 77000 Β£ per year.

IC Resources is representing a client in Hampshire, England, seeking a Senior Validation Engineer to validate high-speed Ser Des PHYs and MDA silicon products.

You will contribute to the validation of advanced high-speed links, and develop Python-based automation in a hands-on lab setting.

The role focuses on post-silicon validation, with opportunities to influence test methodologies, instrument a modern lab, and work on leading-edge space-technology hardware.

#J-18808-Ljbffr

Senior SerDes Validation Engineer employer: IC Resources

IC Resources is an exceptional employer, offering a dynamic work culture that fosters innovation and collaboration in the heart of Cirencester. With a strong commitment to employee growth, you will have access to continuous learning opportunities and the chance to work on cutting-edge projects that make a real impact in rugged hardware design. Join us to be part of a supportive team that values your expertise and encourages you to thrive in a challenging yet rewarding environment.

IC Resources

Contact Details:

IC Resources Recruitment Team

We think you need these skills to ace Senior SerDes Validation Engineer

Validation Engineering
High-Speed SerDes PHYs
MDA Silicon Products
Python Programming
Automation Development
Post-Silicon Validation
Test Methodologies