Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Develop formal verification test plans and collaborate with design teams to ensure design correctness.
- Company: Join a US-based start-up revolutionising AI with a cutting-edge hardware team in the UK.
- Benefits: Enjoy a full-time role with opportunities for growth and innovation in a dynamic environment.
- Why this job: Be part of the AI revolution, shaping technology with your creativity and technical expertise.
- Qualifications: Strong skills in System Verilog/Verilog and scripting with Python or Perl required.
- Other info: Must have UK working rights and be based in the UK.
The predicted salary is between 36000 - 60000 £ per year.
I am seeking a highly motivated and detail-oriented Formal Verification Engineer to join an established Verification group in the historic City of Oxford. In this role, you will be responsible for applying formal methods to verify the correctness of complex digital designs. You will work closely with design, simulation, and functional verification teams to ensure product reliability, safety, and compliance with specifications.
Key Responsibilities
- Develop and execute formal verification plans for digital blocks and systems.
- Identify key properties and invariants for verification using formal methods.
- Write formal specifications using SystemVerilog Assertions (SVA), PSL, or other formal languages.
- Analyze formal verification results, including counterexamples and traces, and collaborate with design teams to resolve issues.
- Integrate formal methods into the overall verification strategy alongside simulation and emulation.
- Document verification methodologies, results, and best practices.
- Work with EDA tools such as JasperGold, Questa Formal, OneSpin, or similar.
- Stay updated with the latest advancements in formal methods and apply them to improve verification quality and efficiency.
Required Qualifications
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
- Solid understanding of digital design principles, including RTL design (Verilog/SystemVerilog, VHDL).
- Experience with formal verification tools and methodologies.
- Strong knowledge of logic, Boolean algebra, and formal specification languages.
- Familiarity with common bus protocols and microarchitecture concepts.
Non UK nationals are welcome to apply to the position. Visa sponsorship and relocation will be supported for the successful applicant if coming from overseas.
#J-18808-Ljbffr
Formal Verification Engineer employer: IC Resources
Contact Detail:
IC Resources Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Formal Verification Engineer
✨Tip Number 1
Familiarise yourself with the latest formal verification tools like Synopsys VC Formal and Cadence JasperGold. Being able to discuss your hands-on experience with these tools during an interview can set you apart from other candidates.
✨Tip Number 2
Brush up on your System Verilog and scripting skills, particularly in Python or Perl. You might be asked to demonstrate your coding abilities, so having practical examples ready can showcase your expertise.
✨Tip Number 3
Network with professionals in the field of formal verification. Attend relevant meetups or online forums where you can connect with others who work in this area, as referrals can significantly boost your chances of landing the job.
✨Tip Number 4
Stay updated on the latest trends in AI and hardware design. Showing that you are knowledgeable about how formal verification fits into the broader context of AI development can impress potential employers.
We think you need these skills to ace Formal Verification Engineer
Some tips for your application 🫡
Understand the Role: Before applying, make sure you fully understand the responsibilities and requirements of the Formal Verification Engineer position. Familiarise yourself with the key skills mentioned in the job description, such as proficiency in System Verilog/Verilog and scripting abilities.
Tailor Your CV: Customise your CV to highlight relevant experience and skills that align with the job description. Emphasise your background in developing testbenches, writing test sequences, and any hands-on experience with formal verification tools.
Craft a Compelling Cover Letter: Write a cover letter that showcases your passion for the role and the company. Mention specific projects or experiences that demonstrate your problem-solving skills and technical expertise in formal verification.
Proofread Your Application: Before submitting, carefully proofread your application materials. Check for any spelling or grammatical errors, and ensure that all information is clear and concise. A polished application reflects your attention to detail.
How to prepare for a job interview at IC Resources
✨Showcase Your Technical Skills
Make sure to highlight your proficiency in System Verilog/Verilog and any experience you have with formal verification tools like Synopsys VC Formal or Cadence JasperGold. Be prepared to discuss specific projects where you've developed testbenches or implemented formal verification models.
✨Demonstrate Problem-Solving Abilities
Since the role involves creative problem-solving, think of examples where you've tackled complex issues in previous projects. Discuss how you identified key logic components or critical micro-architectural properties to ensure design correctness.
✨Familiarise Yourself with CI/CD Workflows
As automating formal verification workflows within a CI/CD environment is essential, brush up on your knowledge of these processes. Be ready to explain how you've contributed to streamlining verification processes in past roles.
✨Prepare Questions for the Interviewers
Interviews are a two-way street, so prepare insightful questions about the company's technology portfolio and future projects. This shows your genuine interest in the role and helps you assess if the company aligns with your career goals.