Job Overview
I’m getting in touch because I’m supporting a client who are pushing the boundaries of high‑performance IP on next generation FPGA and Adaptive SoC platforms and your experience looks highly relevant. The role is fully remote from the UK with genuine technical ownership and a culture that respects engineering excellence. If this aligns even just slightly with what you’d consider for your next move, would you be open to a brief conversation?
Technical Requirements
- Strong SystemVerilog RTL capability
- Confident across 100Gb Ethernet, PCIe Gen5, and AXI
- Comfortable taking designs through to timing closure without fuss
- Experience with Vivado and Vitis
- Proficient in Python or TCL to streamline work
- Familiar with modern development practices, Git, and CI
Employment Details
- Seniority level: Mid‑Senior level
- Employment type: Contract
- Job function: Information Technology, Consulting, and Engineering
- Industries: Staffing and Recruiting, Robotics Engineering, and Engineering Services
#J-18808-Ljbffr
Field-Programmable Gate Arrays Engineer in England employer: Gazelle Global
At Gazelle Global, we pride ourselves on being an exceptional employer that fosters a collaborative and innovative work culture. Our team members benefit from extensive professional development opportunities, competitive compensation, and the chance to lead transformative projects in a dynamic environment. Located in a vibrant area, we offer a unique blend of work-life balance and career growth, making us an ideal choice for those seeking meaningful and rewarding employment.
