Senior Physical Design Engineer: ASIC/SoC PPA & Sign-off
Senior Physical Design Engineer: ASIC/SoC PPA & Sign-off

Senior Physical Design Engineer: ASIC/SoC PPA & Sign-off

Full-Time 48000 - 84000 £ / year (est.) No home office possible
Fractile

At a Glance

  • Tasks: Lead the physical implementation of next-gen chip designs and optimise performance.
  • Company: Pioneering AI technology firm in Greater London with a focus on innovation.
  • Benefits: Competitive salary, flexible working hours, and opportunities for professional growth.
  • Why this job: Join a cutting-edge team and shape the future of AI technology.
  • Qualifications: Strong background in EDA tools and advanced technology nodes required.
  • Other info: Collaborative environment with exciting challenges and career advancement.

The predicted salary is between 48000 - 84000 £ per year.

A pioneering AI technology firm in Greater London is seeking a highly skilled Senior/Principal Physical Design Engineer to lead the physical implementation of next‑generation chip designs. This role involves driving complex IC designs from synthesis to sign‑off, collaborating with cross‑functional teams to optimise performance, power, and area.

Candidates should have a strong background in EDA tools and advanced technology nodes, alongside excellent problem-solving abilities and teamwork skills.

Senior Physical Design Engineer: ASIC/SoC PPA & Sign-off employer: Fractile

Join a pioneering AI technology firm in Greater London, where innovation meets collaboration. We offer a dynamic work culture that fosters creativity and teamwork, alongside competitive benefits and ample opportunities for professional growth. As a Senior Physical Design Engineer, you'll be at the forefront of cutting-edge chip designs, contributing to meaningful projects that shape the future of technology.
Fractile

Contact Detail:

Fractile Recruiting Team

StudySmarter Expert Advice 🤫

We think this is how you could land Senior Physical Design Engineer: ASIC/SoC PPA & Sign-off

✨Tip Number 1

Network like a pro! Reach out to your connections in the industry, attend relevant meetups or webinars, and don’t be shy about asking for introductions. We all know that sometimes it’s not just what you know, but who you know!

✨Tip Number 2

Prepare for those interviews! Research the company and its projects, especially in AI and chip design. We want you to showcase your knowledge of EDA tools and advanced technology nodes, so brush up on those skills and be ready to discuss them.

✨Tip Number 3

Show off your problem-solving skills! During interviews, be prepared to tackle hypothetical scenarios or technical challenges. We love seeing how you approach complex issues, so think aloud and demonstrate your thought process.

✨Tip Number 4

Don’t forget to apply through our website! It’s the best way to ensure your application gets noticed. Plus, we’re always on the lookout for talented individuals like you to join our team and lead the charge in next-generation chip designs.

We think you need these skills to ace Senior Physical Design Engineer: ASIC/SoC PPA & Sign-off

Physical Design Engineering
IC Design
Synthesis
Sign-off
EDA Tools
Advanced Technology Nodes
Performance Optimisation
Power Optimisation
Area Optimisation
Problem-Solving Skills
Teamwork Skills
Collaboration

Some tips for your application 🫡

Tailor Your CV: Make sure your CV highlights your experience with ASIC/SoC designs and EDA tools. We want to see how your skills align with the role, so don’t be shy about showcasing your achievements in physical design!

Craft a Compelling Cover Letter: Your cover letter is your chance to shine! Use it to explain why you’re passionate about chip design and how your background makes you the perfect fit for our team. Let us know what excites you about working with cutting-edge technology.

Showcase Teamwork Skills: Since collaboration is key in this role, highlight any experiences where you’ve worked with cross-functional teams. We love seeing examples of how you’ve solved problems together and driven projects to success!

Apply Through Our Website: We encourage you to apply directly through our website. It’s the best way for us to receive your application and ensures you’re considered for the role. Plus, it shows us you’re keen on joining our innovative team!

How to prepare for a job interview at Fractile

✨Know Your EDA Tools Inside Out

Make sure you’re well-versed in the specific EDA tools mentioned in the job description. Brush up on your knowledge of how these tools can optimise performance, power, and area in chip designs. Being able to discuss your hands-on experience with these tools will show that you’re ready to hit the ground running.

✨Showcase Your Problem-Solving Skills

Prepare to discuss specific challenges you've faced in previous projects and how you overcame them. Use the STAR method (Situation, Task, Action, Result) to structure your answers. This will demonstrate your analytical thinking and ability to tackle complex IC design issues effectively.

✨Emphasise Team Collaboration

Since this role involves working with cross-functional teams, be ready to share examples of successful collaborations. Highlight how you’ve worked with different departments to achieve a common goal, and what strategies you used to ensure effective communication and teamwork.

✨Research the Company’s Innovations

Take some time to understand the pioneering AI technology firm’s recent projects and innovations. Being able to discuss their work and how your skills align with their goals will show your genuine interest in the company and the role. It’s a great way to stand out from other candidates!

Senior Physical Design Engineer: ASIC/SoC PPA & Sign-off
Fractile

Land your dream job quicker with Premium

You’re marked as a top applicant with our partner companies
Individual CV and cover letter feedback including tailoring to specific job roles
Be among the first applications for new jobs with our AI application
1:1 support and career advice from our career coaches
Go Premium

Money-back if you don't land a job in 6-months

>