Elite Server CPU Physical Design Engineer

Elite Server CPU Physical Design Engineer

Full-Time 63000 - 77000 Β£ / year (est.) No working from home possible
European Tech Recruit

At a Glance

  • Tasks: Design and optimise server CPUs from RTL to GDSII, collaborating with top-notch teams.
  • Company: Join a leading European tech recruitment firm focused on innovation.
  • Benefits: Attractive salary, flexible working options, and opportunities for skill enhancement.
  • Other info: Fast-paced environment with significant career advancement potential.
  • Why this job: Be at the forefront of technology, shaping the future of server processors.
  • Qualifications: Experience in physical design and proficiency with industry-standard tools required.

The predicted salary is between 63000 - 77000 Β£ per year.

European Tech Recruit is seeking a Server CPU Physical Design Engineer for RTL-to-GDSII implementation on cutting-edge server processors.

You will own or contribute across synthesis, floorplanning, CTS, routing, ECOs, and sign-off, collaborating with architecture, RTL and CAD teams to optimize performance and power.

The role demands balancing timing, power and area with strong STA understanding and hands-on experience in Genus, Innovus, Prime Time, Fusion Compiler, and related tools.

#J-18808-Ljbffr

Elite Server CPU Physical Design Engineer employer: European Tech Recruit

Join a leading global technology organisation in Edinburgh, where innovation meets collaboration. As an AI Engineer, you'll be part of a dynamic research and development team dedicated to pushing the boundaries of multimodal AI and edge computing. Enjoy a supportive work culture that fosters professional growth, offers competitive benefits, and provides unique opportunities to work on groundbreaking projects that shape the future of intelligent mapping and spatial reasoning systems.

European Tech Recruit

Contact Details:

European Tech Recruit Recruitment Team

We think you need these skills to ace Elite Server CPU Physical Design Engineer

RTL-to-GDSII Implementation
Synthesis
Floorplanning
Clock Tree Synthesis (CTS)
Routing
Engineering Change Orders (ECOs)
Sign-off