Senior CPU Design Verification Engineer – CPU / SoC / SystemVerilog / UVM in Cambridge

Senior CPU Design Verification Engineer – CPU / SoC / SystemVerilog / UVM in Cambridge

Cambridge Full-Time On-site
E

Senior CPU Design Verification Engineer – CPU / SoC / SystemVerilog / UVM

We are currently partnered with a semiconductor technology organisation developing CPU and SoC architectures. They are looking to hire a Senior CPU Design Verification Engineer to work closely with CPU and SoC architects, validating microarchitectural concepts and ensuring selected areas of CPU design are thoroughly verified and ready for product launch.

The role covers verification planning, methodology development, testbench and verification environment development, regression execution, debug, and coverage tracking across a defined functional domain.

Key responsibilities

  • Work closely with CPU and SoC architects to understand architectural concepts and high-level system requirements
  • Develop detailed test and coverage plans based on CPU architecture and microarchitecture
  • Develop scalable and portable verification methodologies across different environments
  • Develop verification environments and their associated components
  • Develop stimulus, checkers, assertions, trackers, and coverage mechanisms
  • Develop verification plans and testbenches for the assigned functional domain
  • Execute verification plans throughout the design verification lifecycle
  • Perform design bring-up and verification environment bring-up
  • Enable regressions covering features within the assigned area
  • Debug test failures and support resolution of verification issues
  • Track and report design verification progress using metrics including bugs and coverage
  • Support validation of CPU and SoC microarchitectural concepts through to launch readiness

Key requirements

  • Experience in CPU design verification
  • Experience working with CPU and SoC architectures and microarchitectures
  • Experience developing detailed verification and coverage plans
  • Experience developing scalable and portable verification environments
  • Experience developing verification environments and testbenches
  • Experience with stimulus generation, checkers, assertions, trackers, and coverage
  • Experience executing verification plans and regressions
  • Experience with design and verification environment bring-up
  • Experience debugging verification test failures
  • Experience tracking verification progress using bugs, coverage, and related metricsAbility to work closely with CPU and SoC architecture teams

Keywords

By applying to this role, you understand that we may collect your personal data and process it in line with our privacy policy.

https://eu-recruit.com/wp-content/uploads/2025/01/European-Tech-Recruit-Privacy-Notice-2025.pdf

#J-18808-Ljbffr

Senior CPU Design Verification Engineer – CPU / SoC / SystemVerilog / UVM in Cambridge employer: European Tech Recruit

Join a world-leading technology innovator that champions creativity and collaboration in the heart of the UK. As a Software Engineer focusing on Machine Learning, you'll thrive in a dynamic work culture that prioritises innovation and professional growth, offering you the chance to work on cutting-edge GPU architecture while enjoying competitive PAYE contract benefits. With a commitment to employee development and a vibrant team atmosphere, this is an exceptional opportunity for those looking to make a significant impact in the tech industry.

E

Contact Details:

European Tech Recruit Recruitment Team