Principal Verification Engineer

This role can be based in any of our offices - UK (Oxford, Bristol, Cambridge, Sheffield), Brazil (Campinas or Porto Alegre), India (Bangalore) or Hungary (Budapest). Established in 2001, EnSilica is a publicly listed company (LON:ENSI), designing industry leading, application specific integrated circuit chips (ASIC), for customers ranging from start-ups to blue chip companies, in industries including automotive, medical, space and mobile technology. EnSilica currently employs more than 200 people.

We are looking for a very experienced verification engineer who can not only strengthen the team through their technical expertise but also bring leadership and grow the verification business within EnSilica. The role requires a good understanding of different methodologies, particularly SystemVerilog and UVM. Faced with a new project, you will have the ability to quickly assimilate the verification challenge and help define an effective and pragmatic verification strategy and gain the support of the end-customer for the chosen approach. You understand the importance of monitoring key metrics to assess progress and predict the end-point for the verification process.

Your Key Responsibilities

• Verification specialist working on customer and internal projects – often as the verification lead.
• Provide high-class verification support to a wide range of projects using advanced verification techniques including constrained random, coverage driven, assertion-based and formal methods.
• As a verification lead, responsible for the development of a comprehensive verification strategy and plan, along with the architecting and development of the complete test environment.
• Active participation in the verification community to drive the introduction of new and effective techniques within our business.
• Close working with our customers to build a strong relationship that results in repeat business.

Your Key Skills and Experience

• 1st or 2.1 Electronics, Physics or Computer Science from a Tier 1 group University.
• 10+ years’ experience in industry working on a variety of verification projects.
• Extensive knowledge of verification methodologies particularly UVM and SystemVerilog.
• Strong experience in the specification and implementation of verification infrastructures, test benches, models, assertions and functional tests in Verilog and SystemVerilog.
• Familiarity with constrained random verification methodologies, code coverage analysis and running regression tests.
• Strong VHDL/Verilog RTL.
• Very good understanding of modern verification flows and methodologies and able to influence the EnSilica one toward continuous improvement.
• Ideally familiar with both Mentor Questa and Cadence Incisive tool and ideally some exposure to low power verification using UPF based flows.
• A good understanding of functional safety and quality processes, to achieve ISO26262 or similar standards compliance will be considered a strong plus.

About You

• Good communication and interpersonal skills, enabling you to interface easily and effectively with cross-functional stakeholders in an international environment.
• Strong and effective presentation skills, able to operate at multiple levels including senior management.
• Self-motivated achiever who gains satisfaction from providing excellent customer service and has a ‘can-do’ attitude.
• Happy to take ownership of issues and provide suitable solutions.
• You think holistically, are creative, and have a quick grasp, enabling you to maintain an overview in complex situations and make well-founded decisions.
• A team player, ideally with experience collaborating within international, cross-functional environments.
• Adaptable and willing to embrace change.

Position Specifics

This role is flexible, with some UK and international travel required. You must have the right to live and work in the country you have applied for.