Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Join a dynamic SoC team to develop cutting-edge ASICs and learn from industry experts.
- Company: Work with a leading semiconductor client known for innovation and success in the industry.
- Benefits: Enjoy competitive salaries, bonuses, hybrid work, and comprehensive health and wellness support.
- Why this job: This role offers mentorship, career growth, and the chance to tackle exciting challenges in a multi-discipline team.
- Qualifications: 5-15 years of digital ASIC design and verification experience, with a focus on Formal Verification.
- Other info: Visa sponsorship and relocation support available; quick 3-stage interview process.
The predicted salary is between 40000 - 104000 £ per year.
Formal Verification Engineers – £50k-£130k – Oxford
Due to our continued growth, our semiconductor client is looking for an Formal Verification Engineers to join their cutting-edge SoC team in the development of ASICs. The successful candidates will be working with experts in different aspects of SoC development on state of the art projects.
You will be given the opportunity to undertake role specific training to further develop your knowledge, experience and further your career development.
The successful candidates will be able to and open to learn other areas and specialisms outside ASIC Design and Verification from RTL Design, Formal Verification and DevOps.
The successful candidate will also be working directly for an industry renowned Senior Director who has built and established many multi-discipline teams throughout their career and his teams have enjoyed major success
This team is going to be a pure multidiscipline team which can tackle any issue that comes there way and become some of the industries most well-rounded engineers.
This is a fantastic opportunity for an engineer with 5yrs – 15+ years’ experience in the industry.
Formal Verification Engineers Expected contributions:
- Mentoring from principal & distinguished engineers.
- Opportunity to become a mentor to your colleagues.
- Understanding of different parts of the design & verification cycle.
- Experience working with leading edge EDA tools and process nodes using industry standard languages and methodologies (e.g. Systemverilog, UVM, Formal).
- Working on high volume data centre & enterprise products used by industry leading Companies.
- Experience of working on projects with teams located internationally.
Formal Verification Essential qualifications and skills:
- Graduation till 10+ years of digital ASIC design and verification experience
- Experience of Formal Verification (Jasper Gold or VC_Formal)
- Practical experience or desire to learn:
- Translating design requirements into RTL
- Deriving functional requirements for verification
- Systemverilog UVM test benches
- Scripting languages & REST API’s (e.g. Perl/Python/TCL)
- Team player with good verbal and written communication skills
Formal Verification Desirable skills:
- Experience using SV UVM 1800.2
- Familiarity with C/C++
- Experience with any of the following storage interfaces: SAS, PCIe, NVMe (preferred) or SATA
Salary and Package:
- Competitive Salaries Ranging From £50,000 – £130,000 (Depending on Level and experience)
- 10%-20% Bonus (based on Company and individual performance)
- 25 days holiday + 8 days Bank Holiday per year.
- 3 Days a week on Site hybrid working
- Pension (matched group pension up to 8%)
- Life Assurance
- Income Protection
- Private Medical
- Employee Supported Volunteering
- Employee Assistance Program for Health Well-being, Financial services, Legal services etc
- Training and Development
- Visa Sponsorship available
- Relocation Support (if required)
My client can offer a 3-stage process consisting of a 1st stage Video Call , 2nd Stage Video Call and a 3rd Stage on-site Interview (meet the team and site tour). This process can be completed within 2-3 weeks (based on availability)
Formal Verification Engineer employer: Elite People Partners Ltd
Contact Detail:
Elite People Partners Ltd Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Formal Verification Engineer
✨Tip Number 1
Familiarize yourself with the latest EDA tools and methodologies, especially SystemVerilog and UVM. Being well-versed in these technologies will not only boost your confidence but also demonstrate your commitment to staying current in the field.
✨Tip Number 2
Network with professionals in the semiconductor industry, particularly those who specialize in formal verification. Engaging with experts can provide you with insights into the role and may even lead to referrals.
✨Tip Number 3
Prepare to discuss your experience with international teams and projects. Highlighting your ability to collaborate across borders will show that you're a team player, which is essential for this multidiscipline role.
✨Tip Number 4
Be ready to express your eagerness to learn and adapt. The job description emphasizes the importance of being open to learning new areas, so showcasing your willingness to grow will make you a standout candidate.
We think you need these skills to ace Formal Verification Engineer
Some tips for your application 🫡
Tailor Your CV: Make sure your CV highlights your experience in digital ASIC design and verification, particularly focusing on Formal Verification. Include specific projects you've worked on and the tools you've used, such as Jasper Gold or VC_Formal.
Craft a Strong Cover Letter: Write a cover letter that showcases your passion for the role and the semiconductor industry. Mention your willingness to learn and adapt to different areas of SoC development, as well as your experience mentoring others.
Highlight Relevant Skills: In your application, emphasize your skills in Systemverilog, UVM, and any scripting languages you are familiar with. If you have experience with storage interfaces like PCIe or NVMe, make sure to mention that as well.
Prepare for Interviews: Since the interview process includes multiple stages, prepare by reviewing common technical questions related to Formal Verification and ASIC design. Be ready to discuss your previous projects and how you can contribute to the team.
How to prepare for a job interview at Elite People Partners Ltd
✨Showcase Your Technical Skills
Be prepared to discuss your experience with digital ASIC design and verification. Highlight specific projects where you've used Formal Verification tools like Jasper Gold or VC_Formal, and be ready to explain your approach to translating design requirements into RTL.
✨Demonstrate Your Team Spirit
Since this role emphasizes teamwork, share examples of how you've collaborated with others in previous projects. Discuss any mentoring experiences you have, as well as how you’ve contributed to a multi-discipline team environment.
✨Prepare for Technical Questions
Expect technical questions related to Systemverilog, UVM, and scripting languages like Python or Perl. Brush up on these topics and be ready to solve problems or answer scenario-based questions during the interview.
✨Express Your Willingness to Learn
The company values candidates who are open to learning new areas outside of ASIC Design and Verification. Be sure to convey your enthusiasm for expanding your skill set and adapting to new challenges within the SoC development process.
