At a Glance
- Tasks: Join us to design cutting-edge chips and tackle exciting challenges in physical design.
- Company: Chipright, a leader in digital IC design with a focus on innovation.
- Benefits: Competitive salary, flexible working hours, and opportunities for professional growth.
- Why this job: Be at the forefront of technology, shaping the future of chip design.
- Qualifications: Expertise in digital IC design and experience with advanced process nodes.
- Other info: Dynamic team environment with a commitment to equal opportunities.
The predicted salary is between 36000 - 60000 £ per year.
Chipright is looking for Physical Design Engineers who are experts in the full digital IC design flow and specifically in floorplanning, the complete Place and Route flow, Signoff Static Timing Analysis, Timing closure activities, and physical verification. The scope of work includes the physical implementation of blocks in TSMC 7nm process, with the following responsibilities:
- Create clock constraints and perform block-level clock tree synthesis
- Ownership of block-level timing closure activities
- Floorplanning of the blocks
- Complete place and route of the blocks
- Physical verification of the blocks
- Signoff STA of the blocks
- Creation of all necessary design views for integration into top-level
- Implementation of top-level signoff-driven ECOs
- Contribute to top-level design closure and signoff
- Perform and ensure clean signoff checks for timing, physical verification, multi-voltage, formal, and IRDROP for all agreed blocks
- Organize regular review of tasks in progress or completed
- Complete all documentation associated with the above tasks
Requirements:
- Experience of advanced process nodes (16nm and lower) is highly desired
- Experience of Cadence Innovus or IC Compiler II is highly desired
Please contact natalia.bisaga@chipright.com for more details.
Chipright is an equal opportunities employer and welcomes applications from all qualified candidates.
Physical Design in London employer: Chipright
Contact Detail:
Chipright Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Physical Design in London
✨Tip Number 1
Network like a pro! Reach out to fellow engineers and industry contacts on LinkedIn. Join relevant groups and participate in discussions to get your name out there. You never know who might have a lead on a job that’s perfect for you!
✨Tip Number 2
Prepare for interviews by brushing up on your technical skills. Make sure you can confidently discuss your experience with floorplanning, timing closure, and physical verification. Practise common interview questions and even do mock interviews with friends or colleagues.
✨Tip Number 3
Showcase your projects! Create a portfolio that highlights your work in digital IC design, especially any projects involving TSMC processes. This will give potential employers a clear view of your capabilities and experience.
✨Tip Number 4
Don’t forget to apply through our website! It’s the best way to ensure your application gets seen. Plus, we love seeing candidates who take the initiative to connect directly with us. Good luck!
We think you need these skills to ace Physical Design in London
Some tips for your application 🫡
Tailor Your CV: Make sure your CV highlights your experience with digital IC design, especially in areas like floorplanning and timing closure. We want to see how your skills match up with what we're looking for!
Showcase Relevant Projects: Include specific projects where you've worked on advanced process nodes or used tools like Cadence Innovus. This helps us understand your hands-on experience and how you can contribute to our team.
Be Clear and Concise: When writing your application, keep it straightforward. We appreciate clarity, so avoid jargon unless it's necessary. Make it easy for us to see your qualifications at a glance!
Apply Through Our Website: We encourage you to apply directly through our website. It streamlines the process and ensures your application gets to the right place quickly. Plus, we love seeing candidates who take that extra step!
How to prepare for a job interview at Chipright
✨Know Your Stuff
Make sure you brush up on the full digital IC design flow, especially floorplanning and place and route. Be ready to discuss your experience with TSMC 7nm processes and any specific projects you've worked on that relate to these areas.
✨Showcase Your Tools
Familiarise yourself with Cadence Innovus or IC Compiler II, as these are highly desired skills. If you've used them in past projects, be prepared to share specific examples of how you leveraged these tools for timing closure or physical verification.
✨Prepare for Technical Questions
Expect questions around clock constraints, block-level timing closure, and signoff STA. Practise explaining your approach to these tasks clearly and concisely, as this will demonstrate your expertise and problem-solving skills.
✨Engage and Ask Questions
Interviews are a two-way street! Prepare thoughtful questions about the team’s current projects or challenges they face in physical design. This shows your genuine interest in the role and helps you assess if it's the right fit for you.