Arm is seeking a senior RTL and microarchitecture engineer to own the design of high-speed interconnect subsystems across multiple silicon products, including PCIe, CXL, and UALink. You will translate system requirements into microarchitecture specs, interfaces, and synthesizable RTL.
You will drive the development process from concept through RTL creation, subsystem integration, verification support, synthesis readiness, and final delivery, collaborating with architecture, verification,
#J-18808-Ljbffr
RTL & Microarchitecture Lead for High-Speed Interconnect employer: Camwebdir
Arm is an exceptional employer that fosters a diverse and inclusive work culture, encouraging collaboration across multiple countries in western Europe. With flexible working practices and a strong commitment to employee wellbeing, we empower our teams to shape the future of AI on edge devices while providing ample opportunities for professional growth and influence within the tech community. Join us to be part of a pioneering team that values innovation and supports your journey in the rapidly evolving field of machine learning.
