Senior GaN Power IC Design Engineer (Cambridge) in Cambourne

Senior GaN Power IC Design Engineer (Cambridge) in Cambourne

Cambourne Full-Time 60000 - 80000 £ / year (est.) No working from home possible
Cambridge GaN Devices

At a Glance

  • Tasks: Design and develop cutting-edge GaN power IC solutions in a fast-paced environment.
  • Company: Cambridge Gan Devices, a dynamic startup with a collaborative culture.
  • Benefits: Competitive salary, opportunities for growth, and collaboration with university partners.
  • Other info: Exciting opportunities for innovation and career advancement in a vibrant tech hub.
  • Why this job: Join a pioneering team and make a real impact in the world of power electronics.
  • Qualifications: Master’s degree in engineering or science, GaN analog experience, and EDA tool proficiency.

The predicted salary is between 60000 - 80000 £ per year.

Cambridge Gan Devices is seeking a Senior Analog IC Design Engineer to develop Ga N power IC solutions in Cambridge, UK.

The role covers schematic capture, analog simulations, and chip layout with testing and IP development.

Applicants should hold a Master’s degree in engineering or science, have Ga N analog experience, and be fluent with EDA tools.

A startup-style, fast-paced environment and collaboration with university partners are expected.

#J-18808-Ljbffr

Senior GaN Power IC Design Engineer (Cambridge) in Cambourne employer: Cambridge GaN Devices

Cambridge Gan Devices offers an exciting opportunity for a Senior GaN Power IC Design Engineer to thrive in a dynamic startup environment. With a strong emphasis on collaboration with leading university partners, employees benefit from a culture of innovation and continuous learning, alongside competitive remuneration and growth opportunities in the rapidly evolving field of GaN technology.

Cambridge GaN Devices

Contact Details:

Cambridge GaN Devices Recruitment Team

We think you need these skills to ace Senior GaN Power IC Design Engineer (Cambridge) in Cambourne

GaN Analog Experience
Schematic Capture
Analog Simulations
Chip Layout
Testing
IP Development
Master’s Degree in Engineering or Science