Senior Principal Design Engineer: Chiplet IP & RTL Leader in Edinburgh

Senior Principal Design Engineer: Chiplet IP & RTL Leader in Edinburgh

Edinburgh Full-Time 80000 - 100000 £ / year (est.) No working from home possible
Cadence

At a Glance

  • Tasks: Lead complex silicon programs and drive frontend design activities with a talented team.
  • Company: Cadence Edinburgh, a leader in innovative chip design.
  • Benefits: Competitive salary, flexible working options, and opportunities for professional growth.
  • Other info: Join a dynamic team committed to excellence and innovation in chip design.
  • Why this job: Shape the future of technology by defining next-generation Chiplets and ensuring high-quality deliverables.
  • Qualifications: Experience in RTL design, verification, and a strong understanding of Chiplet architecture.

The predicted salary is between 80000 - 100000 £ per year.

Cadence Edinburgh is seeking a Sr Principal Design Engineer to lead complex silicon programs and drive frontend design activities within a seasoned team. You will collaborate with Chiplet Architecture to define next‑generation Chiplets and oversee the integration of Cadence IP and partner IP across PCIe, UCIe, and related interfaces. You will lead RTL, testbench, formal analysis and verification efforts, ensuring high‑quality deliverables and adherence to ISO‑9001 processes.

Senior Principal Design Engineer: Chiplet IP & RTL Leader in Edinburgh employer: Cadence

Join a dynamic and high-growth brand as an E-commerce Manager, where you'll have the opportunity to take real ownership of our Shopify store from day one. With a remote-first approach and a direct line to senior leadership, you’ll thrive in a collaborative work culture that values your contributions and encourages personal growth. Enjoy a competitive salary and the chance to make a significant impact in a fast-paced environment, perfect for those eager to prove themselves and build something meaningful.

Cadence

Contact Details:

Cadence Recruitment Team

We think you need these skills to ace Senior Principal Design Engineer: Chiplet IP & RTL Leader in Edinburgh

Silicon Program Leadership
Frontend Design Activities
Chiplet Architecture
Integration of Cadence IP
PCIe Interfaces
UCIe Interfaces
RTL Design