Formal Verification Framework for Hardware IPs Validation

Formal Verification Framework for Hardware IPs Validation

Full-Time On-site
A

Selection changes the language of the page/content

Formal Verification Framework for Hardware IPs Validation

Join a rapidly growing team at our London design center. At Apple, new ideas and complex challenges have a way of becoming phenomenal products, services, and customer experiences very quickly.The AMS IP team owns a wide portfolio of IPs & complete subsystems going to all the Apple products. In this context the Design Verification Engineer will have to interface with many different teams at Apple and build knowledge of many chips & platforms in order to bring system-level understanding into the verification flow. The responsibility goes end-to-end: starting at the specification level, defining the verification strategy & plan, executing the verification, doing performance analysis and handling all the different quality metrics to signoff the verification.

Description

Define comprehensive property sets for functional coverage of hardware modelsFormalize verification properties using SVAExecute formal proofs and analyze convergence behavior (accuracy VS execution time)Document methodology and best practices for the verification flow

Responsibilities

  • This internship would require a strong foundation in formal verification methodologies, good mathematical reasoning as well as some knowledge in hardware modeling. The intern will work on developing comprehensive property sets to achieve functional coverage of hardware models. The focus will be on formalizing properties in SVA and executing formal proofs using industry-standard tools. A key challenge will be identifying optimal trade-offs between model accuracy and proof convergence times.
  • The intern will then extend the verification framework in order to integrate the properties at higher levels to enable system verification.

Minimum Qualifications

  • Currently enrolled in Computer Science or equivalent
  • Knowledge of formal verification techniques
  • Knowledge of Verilog and/or VHDL
  • Passionate about mathematics, and good mathematical/analytical sense
  • Scripting language knowledge (perl/python)
  • Good written and verbal communication skills
  • Experience in working with international teams

Preferred Qualifications

  • Master's / Bachelor's in Computer Science or equivalent
  • You are available for 6 months or more

At Apple, we're not all the same. And that's our greatest strength. We draw on the differences in who we are, what we've experienced and how we think. Because to create products that serve everyone, we believe in including everyone. Therefore, we are committed to treating all applicants fairly and equally. As a registered Disability Confident employer, we will work with applicants to make any reasonable accommodations. Apple will consider for employment all qualified applicants with criminal backgrounds in a manner consistent with applicable law. Learn more

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace

#J-18808-Ljbffr

Formal Verification Framework for Hardware IPs Validation employer: Apple Inc.

At Apple, we foster a culture of innovation and collaboration, where diverse perspectives drive our success. As a Data Platform Infra Site Reliability Engineer in London, you'll enjoy competitive benefits, a commitment to employee growth, and the opportunity to work on cutting-edge technology that impacts millions globally. Join us to be part of a team that values your contributions and supports your career development in a dynamic environment.

A

Contact Details:

Apple Inc. Recruitment Team