Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Join us to ensure our designs are flawless and ready for the next big thing.
- Company: Apple crafts innovative products that enrich lives and inspire creativity.
- Benefits: Enjoy a collaborative culture, flexible work options, and opportunities for growth.
- Why this job: Be part of a team that shapes technology and impacts millions globally.
- Qualifications: Strong knowledge of SystemVerilog, UVM, and a degree in Computer Science or Electrical Engineering.
- Other info: Apple values diversity and is committed to creating an inclusive workplace.
The predicted salary is between 43200 - 72000 £ per year.
At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a driven and highly committed Design Verification Engineer. As a member of our multifaceted group, you will have the unique opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every day. We are looking for a Design Verification Engineer in our team, who will enable bug-free first silicon for our mixed-signal designs, in close collaboration with Digital and Analog Design engineers. The responsibilities include all phases of pre-silicon verification including, establishing design verification methodology and test-plan development. Additional responsibilities will include verification environment development, such as stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
Description
In this role you will develop verification plans in coordination with design leads and architects. You’ll be responsible for building and maintaining verification test bench components and environments. Generate directed and constrained random tests. Run simulations and debug design and environment issues. Build functional coverage points, analyze coverage, and improve test environment to target coverage holes. Craft automated verification flows for block and chip level verification. Apply knowledge of hardware description languages (VHDL/Verilog), hardware verification languages (SystemVerilog/UVM/OVM/VVM), and logic simulators to verify complex designs. Work with other block and core level engineers to ensure a flawless verification flow.
Minimum Qualifications
- Strong knowledge of SystemVerilog and UVM
- Experience developing scalable and portable test-benches
- Experience with constrained random verification environments
- MS/BS in Computer Science or Electrical Engineering or equivalent
- Fluency in English language is required
Preferred Qualifications
- Experience defining coverage space, writing coverage model, analyzing results
- Experience with Assertion Based Verification
- Knowledge of Object Oriented Programming
- Experience in Formal Verification (Formal Linting, Formal connectivity, user property verification)
- Experience with Python, Perl or TCL
- Excellent communication and interpersonal skills combined with the ability to collaborate
- Basic knowledge of mixed signal verification
- Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants
#J-18808-Ljbffr
Design Verification Engineer - Power Management (m/f/d) employer: Apple Inc.
Contact Detail:
Apple Inc. Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Design Verification Engineer - Power Management (m/f/d)
✨Tip Number 1
Familiarise yourself with the latest trends and technologies in design verification, especially focusing on SystemVerilog and UVM. This will not only enhance your knowledge but also show your passion for the field during interviews.
✨Tip Number 2
Network with professionals in the industry, particularly those who work at Apple or similar companies. Attend relevant conferences or webinars to make connections and gain insights that could give you an edge in the application process.
✨Tip Number 3
Prepare to discuss specific projects where you've developed scalable test-benches or worked with constrained random verification environments. Real-world examples can demonstrate your expertise and problem-solving skills effectively.
✨Tip Number 4
Brush up on your communication skills, as collaboration is key in this role. Be ready to articulate how you've successfully worked with cross-functional teams in the past, which will highlight your ability to fit into Apple's collaborative culture.
We think you need these skills to ace Design Verification Engineer - Power Management (m/f/d)
Some tips for your application 🫡
Tailor Your CV: Make sure your CV highlights your experience with SystemVerilog, UVM, and any relevant projects that showcase your skills in developing scalable test-benches. Use keywords from the job description to align your experience with what Apple is looking for.
Craft a Strong Cover Letter: In your cover letter, express your passion for design verification and how your background aligns with Apple's mission. Mention specific experiences where you've solved complex challenges or contributed to successful projects in mixed-signal designs.
Showcase Technical Skills: Include a section in your application that details your technical skills, particularly in hardware description languages and verification methodologies. Highlight any experience with Python, Perl, or TCL, as well as your knowledge of mixed signal verification.
Prepare for Potential Questions: Think about potential interview questions related to your experience with verification environments and test-writing. Be ready to discuss specific examples of how you've debugged design issues or improved test coverage in previous roles.
How to prepare for a job interview at Apple Inc.
✨Showcase Your Technical Skills
Be prepared to discuss your experience with SystemVerilog and UVM in detail. Highlight specific projects where you developed scalable test-benches or worked on constrained random verification environments, as this will demonstrate your technical expertise.
✨Understand the Role's Responsibilities
Familiarise yourself with the key responsibilities of a Design Verification Engineer. Be ready to explain how you would approach developing verification plans, building test benches, and running simulations. This shows that you understand what the job entails and are ready to contribute.
✨Prepare for Problem-Solving Questions
Expect questions that assess your problem-solving abilities, especially related to debugging design and environment issues. Think of examples from your past experiences where you successfully identified and resolved complex problems.
✨Emphasise Collaboration Skills
Since the role involves working closely with Digital and Analog Design engineers, be sure to highlight your communication and interpersonal skills. Share examples of how you've effectively collaborated in team settings to achieve common goals.
