Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Create innovative VHDL designs and verify FPGA configurations.
- Company: Leading tech firm with a hybrid work culture.
- Benefits: Competitive pay, overtime opportunities, and flexible working arrangements.
- Other info: Exciting projects with potential for career advancement.
- Why this job: Join a dynamic team and shape the future of FPGA technology.
- Qualifications: 5+ years in FPGA development with VHDL or Verilog experience.
The predicted salary is between 176000 - 192000 £ per year.
Location: Edinburgh, Luton, Bristol, Southampton (Hybrid, 2 days from home).
Salary: approximately £88 per hour + overtime.
Contract position. Virtual interview Mon–Fri.
Responsibilities- Creating innovative and robust VHDL‑based designs
- Documenting and recording deliverables
- Verifying FPGA designs
- Ensuring configuration management and maintaining designs under revision control
- Providing progress reports
- At least 5 years of experience developing FPGA using VHDL or Verilog
- Experience with Mentor Graphics FPGA development tools including HDL Designer, ModelSim/Questa, and Precision
- Familiarity with Xilinx, Intel (Altera), or Microsemi (Actel) design flows (ISE, Vivado, Quartus) and third‑party synthesis tools
- Experience specifying timing and area constraints for efficient FPGA Place and Route
- Independent verification using VHDL
- Experience with FPGA requirements capture and requirements management tools
- Knowledge of real‑time, embedded, safety‑critical FPGA development, preferably in accordance with RTCA/DO‑254 DAL A or B
- Independent verification using SystemVerilog/UVM
- Experience with embedded processor cores (e.g., ARM) in FPGA designs
If this role aligns with your expertise, please apply directly or contact Lukas via WhatsApp/phone.
Senior / Principal FPGA Engineer in Edinburgh employer: American Society of Civil Engineers
Contact Detail:
American Society of Civil Engineers Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Senior / Principal FPGA Engineer in Edinburgh
✨Tip Number 1
Network like a pro! Reach out to your connections in the FPGA world and let them know you're on the hunt for a Senior/Principal role. You never know who might have the inside scoop on openings or can put in a good word for you.
✨Tip Number 2
Prepare for those virtual interviews! Brush up on your VHDL and Verilog knowledge, and be ready to discuss your past projects. We want to see how you’ve tackled challenges and delivered innovative designs.
✨Tip Number 3
Show off your skills with a portfolio! If you’ve got examples of your FPGA designs or any documentation that highlights your experience with tools like Mentor Graphics, make sure to have them handy during interviews.
✨Tip Number 4
Don’t forget to apply through our website! It’s the best way to ensure your application gets seen by the right people. Plus, we love seeing candidates who take the initiative to connect directly with us.
We think you need these skills to ace Senior / Principal FPGA Engineer in Edinburgh
Some tips for your application 🫡
Tailor Your CV: Make sure your CV highlights your experience with VHDL and FPGA development tools. We want to see how your skills match the job description, so don’t be shy about showcasing your relevant projects!
Craft a Compelling Cover Letter: Your cover letter is your chance to shine! Use it to explain why you’re the perfect fit for this role. We love seeing passion and enthusiasm, so let us know what excites you about working with FPGA technology.
Showcase Your Achievements: When detailing your experience, focus on specific achievements rather than just listing duties. We want to know how you’ve made an impact in your previous roles, especially with innovative designs or successful project completions.
Apply Through Our Website: To make sure your application gets the attention it deserves, apply directly through our website. It’s the best way for us to keep track of your application and ensure it reaches the right people!
How to prepare for a job interview at American Society of Civil Engineers
✨Know Your VHDL Inside Out
Make sure you brush up on your VHDL skills before the interview. Be ready to discuss your past projects and how you've tackled challenges in your designs. Having specific examples at hand will show your depth of knowledge and experience.
✨Familiarise Yourself with Tools
Since the role requires experience with Mentor Graphics tools, take some time to review their functionalities. If you can, practice using HDL Designer or ModelSim/Questa. Being able to speak confidently about these tools will impress your interviewers.
✨Understand the Design Flows
Get a solid grasp of the design flows for Xilinx, Intel, or Microsemi. Be prepared to explain how you've used these in your previous roles. This shows that you not only have the technical skills but also understand the processes behind successful FPGA development.
✨Prepare for Technical Questions
Expect technical questions related to timing constraints and independent verification. Brush up on your knowledge of real-time, embedded systems, especially in safety-critical environments. Demonstrating your expertise in these areas will set you apart from other candidates.