At a Glance
- Tasks: Lead the physical design of complex SoCs and ASICs, driving innovative strategies.
- Company: Join Aion Silicon, a leader in semiconductor innovation with a collaborative culture.
- Benefits: Competitive salary, hybrid work options, and opportunities for professional growth.
- Other info: Dynamic environment with opportunities to influence technical strategy and culture.
- Why this job: Make a real impact on cutting-edge technology and mentor future engineers.
- Qualifications: 10+ years in Physical Design with expertise in advanced technology nodes.
The predicted salary is between 60000 - 85000 £ per year.
Principal Physical Design Engineer (Full Chip Expert)
Location
Global / Hybrid
Department
Engineering
Reports to
- Physical Design Function Lead
- Join Aion Silicon and Shape the Future of Semiconductor Innovation
- At Aion Silicon, we\'re seeking an experienced
Principal Physical Design Engineer to lead the physical implementation of complex, cutting‑edge So Cs and ASICs.
This is a senior technical leadership role for a recognised Full‑Chip Physical Design expert who thrives on solving complex challenges, mentoring engineering teams, and driving successful tape‑outs on advanced technology nodes.
You will take ownership of the complete physical design flow, from RTL/netlist handoff through to final sign‑off and GDSII generation, working closely with cross‑functional teams across the globe.
- What You\'ll Be Doing
- Lead full-chip physical implementation for complex So C and ASIC designs.
- Define and drive chip‑level physical design strategies, methodologies and best practices.
- Coordinate closely with RTL, STA, DFT, Packaging, Foundry and EDA partners to achieve successful design closure.
- Mentor and coach Physical Design engineers, supporting capability development across the team.
- Review and approve block‑level physical design deliverables before integration.
- Lead technical reviews, debug sessions and closure activities.
- Support recruitment activities and contribute to building a world‑class Physical Design team.
- Represent Aion Silicon at universities, conferences and industry events, sharing technical expertise and promoting innovation.
- Ensure the team remains at the forefront of industry methodologies, tools and advanced‑node technologies.
- What We\'re Looking For
- 10+ years of Physical Design experience with a proven track record of full-chip delivery.
- Strong expertise in advanced technology nodes, including 7nm, 5nm and below.
- Experience delivering multiple complex So C or ASIC tape‑outs.
- Demonstrated leadership experience mentoring and developing engineers.
- Strong customer engagement and stakeholder management skills.
- Excellent communication skills with the ability to influence technical direction across multiple teams.
- Technical Expertise
- Full‑Chip Floorplanning & Integration
- Chip‑level floorplanning and macro placement
- IO ring integration
- Hierarchical and flat implementation flows
- Pin placement, channel planning and congestion management
- Power Planning & Package Integration
- Power grid design and optimisation
- Multi‑voltage domains and power gating
- IR drop and electromigration analysis
- Bump planning and package co‑design
- Clock Tree Synthesis
- Multi‑domain and multi‑level CTS
- Clock mesh, H‑tree and fishbone architectures
- Skew, latency and jitter optimisation
- Low‑power clocking techniques
- Placement, Routing & Timing Closure
- Full‑chip placement and routing
- Signal integrity, crosstalk and antenna resolution
- MCMM timing analysis
- STA sign‑off and timing ECO implementation
- Hierarchical timing budgeting and closure
- Physical Verification & Tape‑Out
- DRC, LVS and ERC sign‑off
- RC extraction and correlation
- Reliability and noise analysis
- GDSII/OASIS generation and foundry handoff
- EDA Tool Expertise
- Strong working knowledge of one or more industry‑leading tool flows, including:
- Synopsys (ICC2, Fusion Compiler, Prime Time, Star RC, ICV)
- Cadence (Innovus, Tempus, Voltus, Genus)
- Mentor Calibre
Desirable Experience
- DFT integration and ECO flows
- 2.5D/3D‑IC and chiplet‑based architectures
- Advanced packaging technologies
- Master\'s or Ph D in a relevant engineering discipline
- Personal Attributes
- Leads through collaboration, trust and transparency.
- Thrives in a fast‑paced environment and enjoys solving complex technical challenges.
- Demonstrates strong ownership and accountability.
- Has a passion for mentoring and developing others.
- Is adaptable, resilient and able to navigate changing priorities.
- Embodies Aion Silicon\'s values and contributes positively to our culture.
Why Join Aion Silicon?
At Aion Silicon, you\'ll work alongside exceptional engineers on some of the industry's most challenging semiconductor projects.
You\'ll have the opportunity to influence technical strategy, mentor future talent, and help shape the next generation of silicon solutions.
If you\'re a recognised Full‑Chip Physical Design expert ready to make a significant impact, we\'d love to hear from you.
Apply today and help us design the future.
#J-18808-Ljbffr
Principal Physical Design Engineer (Full Chip Expert) in Bristol employer: Aion Silicon
As a leading semiconductor company in the UK, we pride ourselves on fostering a culture of innovation and technical excellence. Our employees benefit from a collaborative work environment that encourages professional growth through continuous learning and development opportunities. With a focus on cutting-edge technology and a commitment to employee well-being, we offer a rewarding career path for those looking to make a significant impact in the industry.
StudySmarter Expert Advice🤫
We think this is how you could land Principal Physical Design Engineer (Full Chip Expert) in Bristol
✨Join Engineering Meetups!
Get yourself along to local engineering meetups or tech conferences. These are great places to connect with like-minded folks and industry leaders who might just have a lead on that full-time Principal Physical Design Engineer (Full Chip Expert) role you’re after at Aion Silicon.
✨Show Off Your Projects!
Don’t be shy about showcasing your engineering projects. Whether it’s a funky app, a mechanical design, or a complex algorithm, having a solid portfolio on platforms like GitHub can really make you stand out. Plus, it gives potential employers at Aion Silicon a taste of what you can bring to the table!
✨Engage with Online Communities
Dive into engineering forums and online communities, like Reddit or specific engineering Discord channels. Sharing your insights, asking questions, and being active can help you build connections that might lead to job opportunities at Aion Silicon.
✨Apply Through Company Websites
When you spot a role like Principal Physical Design Engineer (Full Chip Expert) at Aion Silicon, apply directly through their website. Often, this can show your genuine interest in the company and you might just get noticed quicker than via typical job boards.
We think you need these skills to ace Principal Physical Design Engineer (Full Chip Expert) in Bristol
Some tips for your application 🫡
Showcase Your Technical Expertise:When applying for an engineering role like Principal Physical Design Engineer (Full Chip Expert), it’s essential to highlight your technical skills. Include any relevant software or tools you're proficient in on your CV—think CAD software, simulation tools, or programming languages. Don't skimp on any engineering projects you've worked on that demonstrate your ability to solve complex problems.
Focus on Results and Impact:In the engineering world, we love numbers and real-world impact. Quantify your achievements wherever possible—like reducing costs by a certain percentage, improving efficiency, or successfully completing a project ahead of schedule. This gives your future employers at Aion Silicon a clear picture of the value you can bring.
Craft a Compelling Cover Letter:Use your cover letter to express your passion for engineering and explain why you’re drawn to Aion Silicon specifically. Share what aspects of their work excite you and how your values align with theirs. This is your chance to show a bit of personality while keeping it professional!
Include Relevant Certifications:If you have any engineering certifications, especially ones that are recognised in your field, make sure to feature them prominently on your CV. They demonstrate not just your knowledge, but also your commitment to professional development, which is something we at StudySmarter value highly.
How to prepare for a job interview at Aion Silicon
✨Brush Up on Core Engineering Principles
Before heading into the interview with Aion Silicon, make sure you're solid on the fundamental engineering principles relevant to the role. Be ready to discuss concepts such as thermodynamics, fluid mechanics, or structural analysis, depending on the specifics mentioned in the job description. Don’t skip any hands-on projects or coursework; these can be excellent talking points!
✨Show Off Your Problem-Solving Skills
Expect technical questions or case studies during your interview—after all, engineering is all about solving problems! Prepare a few examples of how you've tackled engineering challenges in the past, whether at university or in any practical experience. Practising with mock technical interviews can really help you articulate your thought process and solutions.
✨Relate Your Experience to the Role
In a full-time role, employers like Aion Silicon want to see that you can adapt and grow within their team. Be ready to discuss how your previous internships, projects, or studies relate directly to the work you'll be doing. Highlight specific experiences that showcase your collaborative skills and how you've successfully worked within a team environment.
✨Know Your Tools and Software
Most engineering roles require familiarity with specific tools and software. Prepare to talk about your proficiency with programmes like AutoCAD, MATLAB, or SolidWorks if they’re relevant to the role. Even better, have examples of projects where you’ve used these tools, as it'll demonstrate your hands-on experience and readiness for the job.
