Design For Test Engineer in Cambourne

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you will discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

We are seeking an experienced Design For Test engineer to join our CPU Cores team in Cambridge, UK. The ideal candidate will have a strong technical background and experience in DFT methodologies, particularly in the context of CPU core design and development. As a DFT engineer in AMD's CPU Cores team, you will have an outstanding opportunity to work on AMD's next-generation CPU core designs. You will work as part of an experienced, skilled, and motivated engineering team with a track record of success. You will help make AMD's ambitious future CPU roadmap a reality while working in a highly collaborative environment at the cutting edge of technology. As a senior member within the DFT team, you will work closely with the Architecture, Design, Verification, Physical Design teams and Product Engineers to achieve first-pass silicon success.

A successful candidate will exhibit strong knowledge in Design for Testability (DFT) and possess solid experience, complemented by a robust, self-motivated work ethic and strong leadership qualities. The ideal candidate should demonstrate a genuine passion for modern, complex processor architectures, digital design and verification, and an overall enthusiasm for DFT. As a collaborative team player, you will have outstanding communication skills and experience in working effectively with engineers across various locations and time zones. Your strong analytical and problem-solving abilities will empower you to tackle challenges enthusiastically and with a willingness to learn. Additionally, you should have a keen eye for detail and the capability to think critically. The role requires a proactive self-starter who can take initiative and independently drive tasks to successful completion.

Key Responsibilities:

• Keep abreast with the latest industry trends in DFT domain and help adopt the latest DFT techniques and methodologies into AMD products.
• Define and implement DFT architecture features for next generation multi-core microprocessor designs and support their verification effort.
• Work closely with architects, design, verification, physical design and product engineering teams to integrate DFT requirements seamlessly into the overall design process and to develop scalable DFT architectures for complex CPU designs.
• Coordinate with DFT teams across different time zones to develop unified DFT strategies, promoting effective communication and collaboration.
• Work closely with DFT Tool Vendors and drive improvements based on the testability requirements.
• Develop efficient DFx flows and methodology compatible with front end and back end design flows.
• Work with the product, test engineering teams and post-silicon debug teams to ensure successful silicon bring-up, help root-cause any silicon failures and enhance yield learning & improvement.
• Mentor and coach junior engineers.

Preferred Experience:

• Strong experience in Scan based testing and industry standard ATPG CAD tools desired.
• Knowledge of fault models including Stuck-at, Transition, Gate-Exhaustive, Path Delay, IDDQ, Cell Aware etc.
• Knowledge of ATPG pattern verification and gate-level simulation flows using Synopsys VCS and Verdi or other state-of-the-art EDA tools.
• Experience in MBIST implementation and verification will be a strong plus.
• Good understanding of DFT components like JTAG, IJTAG, Core Test, SSN, SSH, Test Compression, OCC etc.
• Excellent Verilog RTL coding, scripting (using Python, Perl, Shell, TCL, Awk, Sed etc) and debugging skills are critical.
• Good understanding of STA concepts having handled DFT timing closure before would be a plus.
• Experience in Spyglass based DFT DRC checks at RTL level would be a plus.
• Experience with Synopsys Design Compiler / Test Compiler / Fusion Compiler etc would be a plus.
• Prior experience in working with Version control systems like Perforce, Git etc would be critical.
• Prior work experience in high-performance and low-power designs would be a huge bonus.
• Understanding of low-power design flows such as power/clock gating, multi-Vt and voltage/frequency scaling etc will be a plus.
• Understanding of Logic Equivalence, CDC, Lint, UPF/CLP checks would be a plus.
• Familiarity with System Verilog and UVM would be a plus.
• Exposure to post-silicon testing and tester pattern debug are major assets.
• Strong problem solving and debug skills across various levels of design hierarchies.
• Good communication skills and the ability to work in a worldwide team environment.
• Exposure to leadership or mentorship is an asset.

Academic Credentials:

• Bachelors or Masters or PhD in Computer Engineering / Electrical Engineering / Electronics Engineering.