Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Join us as a Design Verification Engineer to create and execute innovative verification plans.
- Company: Be part of a cutting-edge tech company revolutionising the semiconductor industry.
- Benefits: Enjoy flexible working hours, remote work options, and a vibrant team culture.
- Why this job: This role offers hands-on experience with advanced technologies and a chance to make a real impact.
- Qualifications: Ideal candidates should have a background in engineering or computer science and familiarity with UVM.
- Other info: Opportunity for growth and learning in a fast-paced, collaborative environment.
The predicted salary is between 36000 - 60000 £ per year.
Design Verification:
- Create coverage driven verification plan document.
- Create UVM verification environment.
- Verify CPU connectivity to IP blocks (using ASM boot, and C code, GNU toolchain).
- The tasks will include writing test plans, defining test methodologies, developing test benches, writing testcases, completing functional verification and closing coverage for all the agreed design blocks in the SoCs/Subsystems.
- Run regressions, debug test failures and file bug report as needed.
- Develop tests to meet functional coverage and code coverage requirements defined for the project, based on analysis of coverage gaps.
- Provide verification report as needed to show all implemented tests passing on the RTL.
- Methodologies will include a mix of design checks, verification techniques using simulators and emulators: UVM, formal, Verilog/System Verilog based testbenches and C, System Verilog, UVM based testcases.
Design Verification Engineer employer: ALOIS Solutions
Contact Detail:
ALOIS Solutions Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Design Verification Engineer
✨Tip Number 1
Familiarise yourself with UVM (Universal Verification Methodology) as it's a key requirement for this role. Consider working on personal projects or contributing to open-source projects that utilise UVM to showcase your practical experience.
✨Tip Number 2
Brush up on your knowledge of CPU connectivity and the GNU toolchain. Understanding how to verify CPU connections to IP blocks will give you an edge, so try to get hands-on experience with relevant tools and techniques.
✨Tip Number 3
Develop a strong understanding of coverage-driven verification. Being able to create effective verification plans and identify coverage gaps will be crucial, so consider studying existing methodologies and best practices in this area.
✨Tip Number 4
Network with professionals in the field of design verification. Attend industry meetups or online forums where you can discuss challenges and solutions with others, which can provide insights and potentially lead to job opportunities.
We think you need these skills to ace Design Verification Engineer
Some tips for your application 🫡
Understand the Role: Familiarise yourself with the responsibilities of a Design Verification Engineer. Highlight your experience with UVM, test plans, and verification methodologies in your application.
Tailor Your CV: Make sure your CV reflects relevant skills and experiences related to design verification. Include specific projects where you created verification plans or developed test benches.
Craft a Strong Cover Letter: In your cover letter, explain why you're passionate about design verification. Mention your familiarity with tools like GNU toolchain and your ability to debug test failures effectively.
Showcase Your Technical Skills: When detailing your experience, emphasise your proficiency in Verilog/System Verilog and your ability to run regressions and file bug reports. This will demonstrate your technical capability for the role.
How to prepare for a job interview at ALOIS Solutions
✨Understand the Verification Process
Make sure you have a solid grasp of the design verification process, especially coverage-driven verification. Be prepared to discuss how you would create a verification plan document and the importance of defining test methodologies.
✨Familiarise Yourself with UVM
Since the role involves creating a UVM verification environment, brush up on your knowledge of UVM. Be ready to explain how you've used UVM in past projects and how it can enhance the verification process.
✨Showcase Your Debugging Skills
Debugging is a crucial part of the job. Prepare examples of how you've successfully debugged test failures in the past, including any tools or techniques you used to identify and resolve issues.
✨Prepare for Technical Questions
Expect technical questions related to CPU connectivity, test plans, and regression runs. Review relevant concepts in Verilog/System Verilog and be ready to discuss how you would approach functional verification and coverage analysis.
