Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Join us as a Design Verification Engineer, creating and executing verification plans and test cases.
- Company: Be part of an innovative tech company pushing the boundaries of design verification in SoCs.
- Benefits: Enjoy flexible working hours, remote work options, and a vibrant team culture.
- Why this job: This role offers hands-on experience with cutting-edge technology and a chance to make a real impact.
- Qualifications: Ideal candidates should have knowledge of UVM, Verilog/System Verilog, and a passion for technology.
- Other info: Opportunity to work on exciting projects and collaborate with talented engineers.
The predicted salary is between 36000 - 60000 £ per year.
Design Verification:
- Create coverage driven verification plan document.
- Create UVM verification environment.
- Verify CPU connectivity to IP blocks (using ASM boot, and C code, GNU toolchain).
- The tasks will include writing test plans, defining test methodologies, developing test benches, writing testcases, completing functional verification and closing coverage for all the agreed design blocks in the SoCs/Subsystems.
- Run regressions, debug test failures and file bug report as needed.
- Develop tests to meet functional coverage and code coverage requirements defined for the project, based on analysis of coverage gaps.
- Provide verification report as needed to show all implemented tests passing on the RTL.
- Methodologies will include a mix of design checks, verification techniques using simulators and emulators: UVM, formal, Verilog/System Verilog based testbenches and C, System Verilog, UVM based testcases.
Design Verification Engineer employer: ALOIS Solutions
Contact Detail:
ALOIS Solutions Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Design Verification Engineer
✨Tip Number 1
Familiarise yourself with UVM (Universal Verification Methodology) as it's a key requirement for this role. Consider working on personal projects or contributing to open-source projects that utilise UVM to showcase your practical experience.
✨Tip Number 2
Brush up on your knowledge of CPU connectivity and the GNU toolchain. Understanding how to verify CPU connections to IP blocks will give you an edge, so try to get hands-on experience with relevant tools and techniques.
✨Tip Number 3
Develop a strong understanding of coverage-driven verification. Being able to create effective verification plans and identify coverage gaps will be crucial, so consider studying existing methodologies and best practices in this area.
✨Tip Number 4
Network with professionals in the field of design verification. Attend industry meetups or online forums where you can discuss challenges and solutions with others, which could lead to valuable insights and potential job referrals.
We think you need these skills to ace Design Verification Engineer
Some tips for your application 🫡
Understand the Role: Before applying, make sure you fully understand the responsibilities of a Design Verification Engineer. Familiarise yourself with terms like UVM, RTL, and coverage-driven verification to demonstrate your knowledge in your application.
Tailor Your CV: Highlight relevant experience in design verification, especially any work with UVM, test plans, and methodologies mentioned in the job description. Use specific examples that showcase your skills in creating verification environments and debugging.
Craft a Strong Cover Letter: In your cover letter, express your enthusiasm for the role and how your background aligns with the company's needs. Mention specific projects where you've successfully implemented verification strategies or resolved complex issues.
Showcase Technical Skills: Make sure to include any technical skills that are relevant to the position, such as proficiency in Verilog/System Verilog, C programming, and experience with simulators and emulators. This will help you stand out as a qualified candidate.
How to prepare for a job interview at ALOIS Solutions
✨Understand the Verification Process
Make sure you have a solid grasp of the design verification process, especially coverage-driven verification. Be prepared to discuss how you would create a verification plan document and the importance of coverage in ensuring quality.
✨Familiarise Yourself with UVM
Since the role involves creating a UVM verification environment, brush up on your knowledge of UVM methodologies. Be ready to explain how you've used UVM in past projects and how it can enhance the verification process.
✨Showcase Your Debugging Skills
Debugging is a crucial part of the job. Prepare examples of how you've successfully debugged test failures in the past, including the tools and techniques you used to identify and resolve issues.
✨Discuss Coverage Analysis
Be ready to talk about how you analyse coverage gaps and develop tests to meet functional and code coverage requirements. Highlight any specific experiences where your analysis led to improved verification outcomes.
