Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Join us as a Design Verification Engineer and create innovative verification plans and test environments.
- Company: Be part of a cutting-edge tech company focused on developing advanced semiconductor solutions.
- Benefits: Enjoy flexible working hours, remote work options, and access to the latest tools and technologies.
- Why this job: This role offers hands-on experience in a dynamic environment with opportunities for growth and impact.
- Qualifications: Ideal candidates should have a background in engineering, familiarity with UVM, and strong problem-solving skills.
- Other info: You'll collaborate with a passionate team dedicated to pushing the boundaries of technology.
The predicted salary is between 36000 - 60000 £ per year.
Design Verification:
- Create coverage driven verification plan document.
- Create UVM verification environment.
- Verify CPU connectivity to IP blocks (using ASM boot, and C code, GNU toolchain).
- The tasks will include writing test plans, defining test methodologies, developing test benches, writing testcases, completing functional verification and closing coverage for all the agreed design blocks in the SoCs/Subsystems.
- Run regressions, debug test failures and file bug report as needed.
- Develop tests to meet functional coverage and code coverage requirements defined for the project, based on analysis of coverage gaps.
- Provide verification report as needed to show all implemented tests passing on the RTL.
- Methodologies will include a mix of design checks, verification techniques using simulators and emulators: UVM, formal, Verilog/System Verilog based testbenches and C, System Verilog, UVM based testcases.
Locations
Design Verification Engineer employer: ALOIS Solutions
Contact Detail:
ALOIS Solutions Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Design Verification Engineer
✨Tip Number 1
Familiarise yourself with UVM (Universal Verification Methodology) as it's a key requirement for this role. Consider working on personal projects or contributing to open-source projects that utilise UVM to showcase your practical experience.
✨Tip Number 2
Brush up on your knowledge of CPU connectivity and the GNU toolchain. Understanding how to verify CPU connections to IP blocks will give you an edge, so try to get hands-on experience with relevant tools and techniques.
✨Tip Number 3
Develop a strong understanding of coverage-driven verification. Being able to discuss how you would create a verification plan and close coverage gaps will demonstrate your expertise in the area during interviews.
✨Tip Number 4
Prepare to discuss your debugging skills and experiences with regression testing. Be ready to share specific examples of how you've identified and resolved test failures in past projects, as this is crucial for the role.
We think you need these skills to ace Design Verification Engineer
Some tips for your application 🫡
Understand the Role: Familiarise yourself with the responsibilities of a Design Verification Engineer. Make sure you understand terms like UVM, RTL, and functional coverage, as these will be crucial in your application.
Tailor Your CV: Highlight relevant experience in design verification, especially any work with UVM, test plans, and regression testing. Use specific examples that demonstrate your skills in creating verification environments and debugging.
Craft a Strong Cover Letter: In your cover letter, express your passion for design verification and how your background aligns with the job requirements. Mention specific projects where you've successfully implemented verification methodologies.
Showcase Technical Skills: Make sure to list your technical skills prominently, especially those related to Verilog/System Verilog, C, and any tools from the GNU toolchain. This will help your application stand out to hiring managers looking for specific expertise.
How to prepare for a job interview at ALOIS Solutions
✨Understand the Verification Process
Make sure you have a solid grasp of the design verification process, especially coverage-driven verification. Be prepared to discuss how you would create a verification plan document and the importance of defining test methodologies.
✨Familiarise Yourself with UVM
Since the role involves creating a UVM verification environment, brush up on your knowledge of UVM. Be ready to explain how you've used UVM in past projects and how it can enhance the verification process.
✨Showcase Your Debugging Skills
Debugging is a crucial part of this role. Prepare examples of how you've successfully debugged test failures in the past, including any tools or techniques you used to identify and resolve issues.
✨Prepare for Technical Questions
Expect technical questions related to CPU connectivity, test plans, and regression runs. Review relevant concepts in Verilog/System Verilog and be ready to discuss how you would approach functional verification and closing coverage gaps.
