Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Design high-speed hardware for trading systems and enhance network infrastructure.
- Company: Join a leading HPC research team focused on innovative engineering solutions.
- Benefits: Collaborative environment, cutting-edge technology, and opportunities for professional growth.
- Why this job: Make a real impact in fast-paced trading while solving complex engineering challenges.
- Qualifications: Bachelor's degree in relevant fields and experience with FPGAs/ASICs required.
- Other info: Bonus points for post-silicon debugging experience; apply now to join our passionate team!
The predicted salary is between 48000 - 72000 £ per year.
FPGA/ASIC Design: My client is a renowned HPC research-led hardware team that values true engineering expertise and places great emphasis on problem-solving, critical thought, and versatility. The FPGA team collaborates closely with traders and software engineers to identify key challenges and develop effective solutions to issues that occur in sub microsecond trading. At their core, my client embraces a disciplined and scientific approach, crafting solutions that cater to the dynamic needs of trading operations. They take pride in their ability to tackle significant business problems and deliver high-quality outcomes.
Responsibilities:
- Enhance network infrastructure and trading system components through the design of high-speed hardware for crucial executions.
- Conduct research on emerging low-latency techniques and platforms, identifying opportunities for integration into our trading system.
- Collaborate within a multidisciplinary team consisting of traders, software developers, and infrastructure engineers.
- Utilize server hardware by leveraging the best available hardware or developing in-house solutions for seamless FPGA integration.
Requirements:
- Possess a Bachelor's degree in Computer Engineering (CE), Electrical Engineering (EE), Computer Science (CS), or a related technical field.
- Prior experience in designing, coding, testing, and verifying FPGAs and/or ASICs.
- Proficiency in VHDL, Verilog, SystemVerilog, as well as C or C++ programming languages.
- Familiarity with RTL synthesis and the ability to write timing, area, and other pertinent constraints.
- Experience working with digital simulators and self-checking test benches.
- Bonus points for experience in post-silicon bring-up and debugging.
Join the team of passionate engineers and make a significant impact on our cutting-edge trading systems. If you are motivated to solve challenging problems and deliver top-quality solutions, apply now with your resume and let's discuss how your skills can contribute to our success.
Field-Programmable Gate Arrays Engineer employer: Algo Capital Group
Contact Detail:
Algo Capital Group Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Field-Programmable Gate Arrays Engineer
✨Tip Number 1
Familiarise yourself with the latest trends in FPGA and ASIC design, especially in relation to low-latency trading systems. This knowledge will not only help you during interviews but also demonstrate your genuine interest in the field.
✨Tip Number 2
Network with professionals in the industry, particularly those who work in high-performance computing or trading systems. Engaging with them on platforms like LinkedIn can provide insights into the company culture and potentially lead to referrals.
✨Tip Number 3
Prepare to discuss specific projects where you've successfully designed, coded, and tested FPGAs or ASICs. Highlighting your problem-solving skills and versatility in these scenarios will resonate well with the hiring team.
✨Tip Number 4
Showcase your collaborative skills by discussing experiences where you've worked closely with multidisciplinary teams. Emphasising your ability to communicate effectively with traders and software engineers will be a key asset for this role.
We think you need these skills to ace Field-Programmable Gate Arrays Engineer
Some tips for your application 🫡
Tailor Your CV: Make sure your CV highlights relevant experience in FPGA/ASIC design, including specific projects where you've used VHDL, Verilog, or SystemVerilog. Emphasise any collaboration with multidisciplinary teams, as this is crucial for the role.
Craft a Strong Cover Letter: In your cover letter, express your passion for problem-solving and your understanding of low-latency techniques. Mention how your skills align with the company's focus on high-quality outcomes in trading operations.
Showcase Technical Skills: Clearly list your technical skills related to FPGA design, coding, and testing. Include any experience with digital simulators and self-checking test benches, as well as any bonus skills like post-silicon debugging.
Highlight Relevant Education: Ensure you mention your Bachelor’s degree in a relevant field, such as Computer Engineering or Electrical Engineering. If you have any additional certifications or training related to FPGA/ASIC design, include those as well.
How to prepare for a job interview at Algo Capital Group
✨Showcase Your Technical Skills
Be prepared to discuss your experience with FPGA and ASIC design in detail. Highlight specific projects where you used VHDL, Verilog, or SystemVerilog, and be ready to explain your design choices and the outcomes.
✨Demonstrate Problem-Solving Abilities
Since the role involves tackling significant business problems, think of examples where you've successfully solved complex issues. Use the STAR method (Situation, Task, Action, Result) to structure your responses.
✨Emphasise Collaboration Experience
This position requires working closely with traders and software engineers. Share experiences that showcase your ability to collaborate within multidisciplinary teams and how you’ve contributed to achieving common goals.
✨Stay Updated on Industry Trends
Research emerging low-latency techniques and platforms relevant to trading systems. Being knowledgeable about current trends will demonstrate your passion for the field and your commitment to continuous learning.
