Find a job 
Featured Companies 
Featured Universities 
For Companies At a Glance
- Tasks: Join Apple as a Design Verification Engineer, crafting bug-free products for millions.
- Company: Apple is a leading tech company dedicated to enriching lives through innovative products.
- Benefits: Enjoy a collaborative environment, cutting-edge projects, and opportunities for personal growth.
- Why this job: Be part of a team that values creativity and innovation in product design.
- Qualifications: Knowledge of System Verilog and UVM required; advanced degrees preferred.
- Other info: Work in Munich with a focus on research and improving verification techniques.
The predicted salary is between 43200 - 72000 £ per year.
Experienced AMS Design Verification Engineer (m/f/d) At Apple, we work daily to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and creative Design Verification Engineer. As a member of our multifaceted group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every single day. Do your life’s best work here at Apple! This role is for a Design Verification engineer who will enable bug-free first silicon for the mixed-signal designs in our Munich team. The responsibilities include all phases of pre-silicon verification including but not limited to: construction of verification environments, coding of test scenarios and assertions and close collaboration with Analog and Digital Design engineers. Description Definition and design of Self-checking verification environments for multi-layer systems using the SystemVerilog UVM library. The responsibility spans from concept discussions, verification strategy definition and execution of the verification tasks to ensure bug-free tape-outs. The AMS DV engineer goes beyond standard verification techniques and includes: Performance-based analysis Power related analysis and scenario design for early power estimation Deliveries of tests for design and test engineering teams Gate-level verification (power and timing) Lab bring-up support A significant part of the AMS DV team focuses on research and innovations to improve verification techniques and tools for mixed-signal systems in order to increase efficiency and quality. Looking forward and establishing cutting edge concepts and methods to support them are part of the AMS DV team’s DNA. Minimum Qualifications Knowledge of System Verilog test-bench language and UVM (Universal Verification Methodology) Hands-on experience with constrained random verification environments Basic design background in support of verification results analysis Knowledge of Object Oriented Programming (OOP) Proficiency in English language is required Preferred Qualifications Master´s degree or PhD in Electrical/Computer Engineering or proven industrial experience/degree equivalent Hands-on experience with Assertion Based Verification Familiarity with system design using C++, Python or Verilog Familiarity with FPGA emulation platforms #J-18808-Ljbffr
Contact Detail:
Apple Inc. Recruiting Team
StudySmarter Expert Advice 🤫
We think this is how you could land Experienced AMS Design Verification Engineer (m/f/d)
✨Tip Number 1
Network with professionals in the AMS design verification field. Attend industry conferences, webinars, or local meetups to connect with people who work at Apple or similar companies. This can give you insights into the company culture and potentially lead to referrals.
✨Tip Number 2
Familiarise yourself with the latest trends and technologies in mixed-signal design verification. Follow relevant blogs, podcasts, and forums to stay updated. This knowledge can help you engage in meaningful conversations during interviews and demonstrate your passion for the field.
✨Tip Number 3
Prepare to discuss specific projects where you've implemented SystemVerilog and UVM. Be ready to explain your thought process, challenges faced, and how you overcame them. This will showcase your hands-on experience and problem-solving skills.
✨Tip Number 4
Research Apple's products and their verification processes. Understanding their approach to design verification and the specific challenges they face can help you tailor your discussions and show that you're genuinely interested in contributing to their team.
We think you need these skills to ace Experienced AMS Design Verification Engineer (m/f/d)
Some tips for your application 🫡
Tailor Your CV: Make sure your CV highlights relevant experience in design verification, particularly with System Verilog and UVM. Use specific examples from your past work that demonstrate your ability to construct verification environments and collaborate with design engineers.
Craft a Compelling Cover Letter: In your cover letter, express your passion for innovation and problem-solving in the field of mixed-signal designs. Mention how your skills align with the responsibilities outlined in the job description, such as performance-based analysis and power-related scenario design.
Showcase Technical Skills: Clearly list your technical skills related to the role, including any hands-on experience with constrained random verification environments, Object Oriented Programming, and familiarity with programming languages like C++ or Python. This will help you stand out as a qualified candidate.
Proofread Your Application: Before submitting your application, thoroughly proofread all documents for spelling and grammatical errors. A polished application reflects attention to detail, which is crucial for a Design Verification Engineer role.
How to prepare for a job interview at Apple Inc.
✨Showcase Your Technical Skills
Be prepared to discuss your experience with System Verilog and UVM in detail. Highlight specific projects where you constructed verification environments or coded test scenarios, as this will demonstrate your hands-on expertise.
✨Understand the Role's Responsibilities
Familiarise yourself with the key responsibilities of the AMS Design Verification Engineer role. Be ready to explain how your background aligns with tasks like performance-based analysis and gate-level verification, showcasing your understanding of the job.
✨Prepare for Problem-Solving Questions
Expect to face technical challenges during the interview. Practice articulating your thought process when solving complex verification problems, as this will illustrate your analytical skills and creativity in tackling unique challenges.
✨Demonstrate Collaboration Skills
Since the role involves close collaboration with Analog and Digital Design engineers, be ready to share examples of how you've successfully worked in teams. Emphasise your communication skills and ability to contribute to a multifaceted group.
